Xtium2-CXP PX8[™]

User's Manual Edition 1.00

sensors | cameras | frame grabbers | processors | software | vision solutions



P/N: OC-A8XM-PX8U0 www.teledynedalsa.com



NOTICE

© 2020 Teledyne DALSA, Inc. All rights reserved.

This document may not be reproduced nor transmitted in any form or by any means, either electronic or mechanical, without the express written permission of TELEDYNE DALSA. Every effort is made to ensure the information in this manual is accurate and reliable. Use of the products described herein is understood to be at the user's risk. TELEDYNE DALSA assumes no liability whatsoever for the use of the products detailed in this document and reserves the right to make changes in specifications at any time and without notice.

Microsoft® is a registered trademark;

Windows®, Windows® 10 are trademarks of Microsoft Corporation.

All other trademarks or intellectual property mentioned herein belongs to their respective owners.

Edition 1.00 released on October 2, 2020

Document Number: OC-A8XM-PX8U0

About Teledyne DALSA

Teledyne DALSA is an international high performance semiconductor and Electronics Company that designs, develops, manufactures, and markets digital imaging products and solutions, in addition to providing wafer foundry services.

Teledyne DALSA Digital Imaging offers the widest range of machine vision components in the world. From industry-leading image sensors through powerful and sophisticated cameras, frame grabbers, vision processors and software to easy-to-use vision appliances and custom vision modules.

Contents

OVERVIEW	8
PRODUCT PART NUMBERS	8
XTIUM2-CXP PX8 FRAME GRABBER FEATURES	9
User Programmable Configurations	9
ACUPlus: Acquisition Control Unit	10
DTE: Intelligent Data Transfer Engine	10
PCI Express x8 Gen3 Interface	10
Advanced Controls Overview	10
DEVELOPMENT SOFTWARE OVERVIEW	11
Sapera++ LT Library	11
Sapera Processing Library	11
About CoaXPress	11
QUICK START SETUP & INSTALLATION	12
INSTALLING XTIUM2-CXP PX8	1.4
	16 16
Warning! (Grounding Instructions) Installation Overview	16
Hardware Installation	16
Multi-board Sync & I/O Setup	16
Sapera LT Library & Xtium2-CXP PX8 Driver Installation	17
Teledyne DALSA Device Drivers	17
Installation Procedure	17
Xtium2-CXP PX8 Firmware Loader	18
Firmware Update: Automatic Mode	18
Firmware Opdate: Automatic Mode Firmware Update: Manual Mode	18
Executing the Firmware Loader from the Start Menu	20
REQUIREMENTS FOR A SILENT INSTALL	21
Silent Mode Installation	21
Creating a Response File	21
Running a Silent Mode Installation	21
Silent Mode Uninstall	22
Creating a Response File	22
Running a Silent Mode Uninstall	22
Silent Mode Installation Return Code	22
Installation Setup with CorAppLauncher.exe	22
Custom Driver Installation using install.ini	23
Creating the install in File	23
Run the Installation using install.ini	23
Upgrading Sapera or Board Driver	24
Board Driver Upgrade Only	24
Upgrading both Sapera and Board Driver	24
Preserving Board Parameters during Driver Upgrade	25 25
Preserving Board Parameters during Board Replacement or System Cloning	26
DISPLAYING XTIUM2-CXP PX8 BOARD INFORMATION	27
Device Manager – Board Viewer	27
Information Field Description	28
Changing Device Settings	31
Device Information Report	31
CONFIGURING SAPERA	32
Increasing Contiguous Memory for Sapera Resources	32
Host Computer Frame Buffer Memory Limitations	33
Contiguous Memory for Sapera Messaging	33

TROUBLESHOOTING PROBLEMS	34
Overview	34
Problem Type Summary	34
First Step: Check the Status LED	34
Possible Installation Problems	34
Possible Functional Problems	35
Troubleshooting Procedures	35
Diagnostic Tool Overview	35
Diagnostic Tool Main Window	35
Diagnostic Tool Self-Test Window	37
Camera Input Eye Diagram Monitor	37
Diagnostic Tool Live Monitoring Window	38
Checking for PCI Bus Conflicts	38
Windows Device Manager	40
BSOD (blue screen) Following a Board Reset	40
Sapera and Hardware Windows Drivers	41
Recovering from a Firmware Update Error	41
Driver Information via the Device Manager Program	42
Information Window	42
Teledyne DALSA Log Viewer	43
On-board Image Memory Requirements for Acquisitions	43
Symptoms: CamExpert Detects no Boards	44
Troubleshooting Procedure	44
Symptoms: Xtium2-CXP PX8 Does Not Grab	44
Symptoms: Card grabs black	44
Symptoms: Card acquisition bandwidth is less than expected	45
Symptoms: PoCXP does not power the camera	45
Over-current protection circuit is tripped	46
To clear the TRIP condition of the Xtium2-CXP PX8 over-current circuit:	47
CAMEXPERT QUICK START	48
INTERFACING CXP CAMERAS WITH CAMEXPERT	48
CamExpert Example with a Monochrome Camera	48
CAMEXPERT DEMONSTRATION AND TEST TOOLS	50
Camera Types & Files	50
Overview of Sapera Acquisition Parameter Files (*.ccf or *.cca/*.cvi)	50
Saving a Camera File	51
Camera Interfacing Check List	51
Using Camexpert with Xtium2-CXP PX8	52
BASIC TIMING CATEGORY	53
Parameter Descriptions	53
ADVANCED CONTROL CATEGORY	54
Parameter Descriptions	54
EXTERNAL TRIGGER CATEGORY	56
Parameter Descriptions	57
IMAGE BUFFER AND ROI CATEGORY	59
Parameter Descriptions	59
Using the Flat Field Correction Tool	60
Xtium2-CXP PX8 Flat Field Support	60
Loading the Required Camera File	60
Set up Dark and Bright Acquisitions with the Histogram Tool	60
Verify a Dark Acquisition	61
Verify a Bark Acquisition Verify a Bright Acquisition	61
Flat Field Correction Calibration Procedure	62
Flat Field Correction Dialog	63
Using Flat Field Correction Using Flat Field Correction	63
USING THE BAYER FILTER TOOL	64
OSINO THE DATER FILLER FOOL	64

SAPERA DEMO APPLICATIONS GRAB DEMO OVERVIEW USING the Grab Demo XTIUM2-CXP PX8 REFERENCE BLOCK DIAGRAM ATHUM2-CXP PLOW DIAGRAM LINE TRIGGER FOURCE SELECTION FOR LINE SCAN APPLICATIONS 68 LINE TRIGGER SOURCE SELECTION FOR LINE SCAN APPLICATIONS 69 SHAFT ENCODER INTERFACE TIMING VIRTUAL FRAME TRIGGER FOR LINE SCAN CAMERAS 70 VIRTUAL FRAME TRIGGER FOR LINE SCAN CAMERAS 71 Synchronization Signals for a 10 Line Virtual Frame 73 Synchronization Signals for Variable Frame Length Acquisition 75 SAPERA ACQUISITION METHODS 76 TRIGGER TO IMAGE RELIABILITY Supported Events and Transfer Methods 77 Transfer Events 79 Trigger Signal Validity 79 Supported Transfer Cycling Methods 79 OUTPUT LUT AVAILABILITY METADATA: THEORY OF OPERATION 82 Metadata Data Structure Metadata Example FLAT Field Correction Lists FLAT Field Correction Sets XITUM2-CXP PXB specific limitations Programming the sets XITUM2-CXP PXB specific limitations Programming the sets XITUM2-CXP PXB superore PARAMETERS 25 Camera Related Capabilities Camera Related Parameters 45 Camera Related Parameters 46 ACC Related Parameters 47 Related Parameters 48 General Outputs #1: Related Capabilities (for GIO Module #0) General Inputs #1: Related Parameters (for GIO Module #1) General Inputs #1: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional Ge	Using the Bayer Filter	64
WIND PASS REFERENCE BLOCK DIAGRAM ATTIMAZ-CXP PLOW DIAGRAM ATTIMAZ-CXP FLOW DIAGRAM ATTIMAZ-CXP FLOW DIAGRAM LIME TRIGGER SOURCE SELECTION FOR LINE SCAN APPLICATIONS BHAFT ENCODER INTERFACE TIMING TOWNTHALA FRAME TRIGGER FOR LINE SCAN CAMERAS SYNCHRONIZATION SIgnals for Exped Frame Length Acquisition TOWNTHALA FRAME TRIGGER FOR LINE SCAN CAMERAS SYNCHRONIZATION SIgnals for Fixed Frame Length Acquisition TOWNTHALA FRAME TRIGGER FOR LINE SCAN CAMERAS SYNCHRONIZATION SIgnals for Variable Frame Length Acquisition TOWNTHALA FRAME TRIGGER FOR LINE SCAN CAMERAS SYNCHRONIZATION METHODS TRIGGER TO IMAGE RELIABILITY SUPPORTED EVENTS AND TRANSFER METHODS TRIGGER TO IMAGE RELIABILITY SUPPORTED EVENTS TRIGGER FOR LINE SCAN CAMERAS TOWNTHALA TRANSFER METHODS TRIGGER TO IMAGE RELIABILITY SUPPORTED TRANSFER METHODS TRIGGER STAN TRANSFER METHODS TRANSFER EVENTS TRANSFER FLOW TOWNTHALA TRANSFER METHODS THAT FIELD CORRECTION: THEORY OF OPERATION BASE STAN TRANSFER METHODS TRANSFER RELIABLE CAPABILITIES	SAPERA DEMO APPLICATIONS	65
TILUM2-CXP PX8 REFERENCE BLOCK DIAGRAM XTIUM2-CXP FLOW DIAGRAM ATIUM2-CXP FLOW DIAGRAM LINE TRIGGER SOURCE SELECTION FOR LINE SCAN APPLICATIONS SHAFT ENCODER INTERFACE TIMING VIRTUAL FRAME TRIGGER FOR LINE SCAN CAMERAS 70 VIRTUAL FRAME TRIGGER FOR LINE SCAN CAMERAS 71 Synchronization Signals for a 10 Line Virtual Frame Synchronization Signals for Fixed Frame Length Acquisition 73 Synchronization Signals for Variable Frame Length Acquisition 74 Synchronization Signals for Variable Frame Length Acquisition 75 Trigger To IMAGE RELIABILITY Supported Events and Transfer Methods 77 Acquisition Events 77 Transfer Events 77 Trigger Signal Validity Supported Transfer Cycling Methods 79 OUTPUT LUT AVAILABILITY METADATA: THEORY OF OPERATION Metadata Data Structure Metadata Data Structure Metadata Example FLAT Field Correction: THEORY OF OPERATION 82 FLAT Field Correction: Stst XILUM2-CXP PX8 SPECIFIC limitations Programming the sets XILUM2-CXP PX8 SPECIFIC limitations Programming the sets XILUM2-CXP PX8 SPECIFIC materials XILUM2-CXP PX8 DEPORTED PARAMETERS Camera Related Capabilities Camera Related Parameters 45 Camera Related Parameters General Outputs #1: Related Capabilities (for GIO Module #0) General Inputs #1: Related Parameters (for GIO Module #1) General Inputs #1: Related Parameters (for GIO Module #1) General Inputs #1: Related Parameters (for GIO Module #1) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #1) General Inputs #1: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) FCC Statement of Conformity FCC Statement of Conformity FCC Statement of Conform	GRAB DEMO OVERVIEW	65
BLOCK DIAGRAM XTIUM2-CXP FLOW DIAGRAM ATIUM2-CXP FLOW DIAGRAM LINE TRIGGER SOURCE SELECTION FOR LINE SCAN APPLICATIONS 68 LINE TRIGGER SOURCE SELECTION FOR LINE SCAN APPLICATIONS 70 VIRTUAL FRAME TRIGGER FOR LINE SCAN CAMERAS 72 Synchronization Signals for a 10 Line Virtual Frame 73 Synchronization Signals for Fixed Frame Length Acquisition 74 Synchronization Signals for Variable Frame Length Acquisition 75 SAPERA ACQUISITION METHODS 76 TRIGGER TO IMAGE RELIABILITY Supported Events and Transfer Methods 77 Acquisition Events 77 Transfer Events 77 Trigger Signal Validity Supported Transfer Cycling Methods 79 OUPUL ILUT AVAILABILITY METADATA: THEORY OF OPERATION Metadata Example FLAT FIELD CORRECTION: THEORY OF OPERATION 82 Metadata Example FLAT FIELD CORRECTION: THEORY OF OPERATION 83 Flat Field Correction Lists Flat Field Correction Sets Xtium2-CXP PX8 Supported Parameters 84 XTIUM2-CXP PX8 Supported Parameters 85 Camera Related Parameters 86 ACO Related Parameters 87 ACO Related Parameters 88 ACO Related Parameters 89 Transfer Related Capabilities 89 Transfer Related Capabilities 89 Transfer Related Capabilities 89 General Outputs #1: Related Parameters (for GIO Module #0) 89 General Inputs #1: Related Parameters (for GIO Module #1) 80 General Inputs #1: Related Parameters (for GIO Module #1) 81 Bidirectional General I/Os: Related Parameters (for GIO Module #1) 84 Bidirectional General I/Os: Related Parameters (for GIO Module #1) 84 Bidirectional General I/Os: Related Parameters (for GIO Module #1) 84 Bidirectional General I/Os: Related Parameters (for GIO Module #1) 84 Bidirectional General I/Os: Related Parameters (for GIO Module #1) 84 Bidirectional General I/Os: Related Parameters (for GIO Module #1) 84 Bidirectional General I/Os: Related Parameters (for GIO Module #1) 84 Bidirectional General I/Os: Related Parameters (for GIO Module #2) 85 CECHNICAL SPECIFICATIONS 87 XTIUM2-CXP PX8 Board Specific Totions 87 XTIUM2-CXP PX8 Board Specific Totions 87 XTIUM2-CXP PX8 Board Specific Totions 88 XTIUM2-CXP PX8 Boa	Using the Grab Demo	66
BLOCK DIAGRAM XTIUM2-CXP FLOW DIAGRAM ATIUM2-CXP FLOW DIAGRAM LINE TRIGGER SOURCE SELECTION FOR LINE SCAN APPLICATIONS 68 LINE TRIGGER SOURCE SELECTION FOR LINE SCAN APPLICATIONS 70 VIRTUAL FRAME TRIGGER FOR LINE SCAN CAMERAS 72 Synchronization Signals for a 10 Line Virtual Frame 73 Synchronization Signals for Fixed Frame Length Acquisition 74 Synchronization Signals for Variable Frame Length Acquisition 75 SAPERA ACQUISITION METHODS 76 TRIGGER TO IMAGE RELIABILITY Supported Events and Transfer Methods 77 Acquisition Events 77 Transfer Events 77 Trigger Signal Validity Supported Transfer Cycling Methods 79 OUPUL ILUT AVAILABILITY METADATA: THEORY OF OPERATION Metadata Example FLAT FIELD CORRECTION: THEORY OF OPERATION 82 Metadata Example FLAT FIELD CORRECTION: THEORY OF OPERATION 83 Flat Field Correction Lists Flat Field Correction Sets Xtium2-CXP PX8 Supported Parameters 84 XTIUM2-CXP PX8 Supported Parameters 85 Camera Related Parameters 86 ACO Related Parameters 87 ACO Related Parameters 88 ACO Related Parameters 89 Transfer Related Capabilities 89 Transfer Related Capabilities 89 Transfer Related Capabilities 89 General Outputs #1: Related Parameters (for GIO Module #0) 89 General Inputs #1: Related Parameters (for GIO Module #1) 80 General Inputs #1: Related Parameters (for GIO Module #1) 81 Bidirectional General I/Os: Related Parameters (for GIO Module #1) 84 Bidirectional General I/Os: Related Parameters (for GIO Module #1) 84 Bidirectional General I/Os: Related Parameters (for GIO Module #1) 84 Bidirectional General I/Os: Related Parameters (for GIO Module #1) 84 Bidirectional General I/Os: Related Parameters (for GIO Module #1) 84 Bidirectional General I/Os: Related Parameters (for GIO Module #1) 84 Bidirectional General I/Os: Related Parameters (for GIO Module #1) 84 Bidirectional General I/Os: Related Parameters (for GIO Module #2) 85 CECHNICAL SPECIFICATIONS 87 XTIUM2-CXP PX8 Board Specific Totions 87 XTIUM2-CXP PX8 Board Specific Totions 87 XTIUM2-CXP PX8 Board Specific Totions 88 XTIUM2-CXP PX8 Boa	YTHIM2_CYD DYS DEEEDENCE	67
XTIUM2-CXP FLOW DIAGRAM LINE TRIGGER SOURCE SELECTION FOR LINE SCAN APPLICATIONS SHAFT ENCODER INTERFACE TIMING VIRTUAL FRAME TRIGGER FOR LINE SCAN CAMERAS Synchronization Signals for a 10 Line Virtual Frame Synchronization Signals for Fixed Frame Length Acquisition Synchronization Signals for Variable Frame Length Acquisition 75 SAPERA ACQUISITION METHODS TRIGGER TO IMAGE RELIABILITY Supported Events and Transfer Methods Acquisition Events Trigger Signal Validity Supported Transfer Cycling Methods 77 Transfer Events Trigger Signal Validity Supported Transfer Cycling Methods 79 OUTPUT LUT AVAILABILITY 81 METADATA: THEORY OF OPERATION Metadata Data Structure Metadata Example FLAT FileID CORRECTION: THEORY OF OPERATION 83 Flat Field Correction Lists Flat Field Correction Sets Xtium2-CXP PX8 specific limitations Programming the sets XTIUM2-CXP PX8 Supported Parameters VIC Related Parameters VIC Related Parameters 45 ACQ Related Parameters 46 ACQ Related Parameters 47 Transfer Related Capabilities Transfer Related Capabilities Transfer Related Parameters General Outputs #1: Related Parameters (for GIO Module #0) General Inputs #1: Related Parameters (for GIO Module #1) General Inputs #1: Related Parameters (for GIO Module #1) General Inputs #1: Related Parameters (for GIO Module #1) General Inputs #1: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) SAPERA SERVERS AND RESOURCES TECHNICAL SPECIFICATIONS XTIUM2-CXP PX8 Board Layout Drawing CONNECTOR AND SWITCH DOCATIONS XIUM2-CXP PX8 Board Layout Drawing CONNECTOR AND SWITCH SPECIFICATIONS XIUM2-CXP PX8 Board Layout Drawing CONNECTOR AND SWITCH SPECIFICATIONS		
LINE TRIGGER SOURCE SELECTION FOR LINE SCAN APPLICATIONS SHAFT ENCODER INTERFACE TIMING 70 VIRTUAL FRAME TRIGGER FOR LINE SCAN CAMERAS 25 Synchronization Signals for a 10 Line Virtual Frame 37 Synchronization Signals for Exact Frame Length Acquisition 47 Synchronization Signals for Variable Frame Length Acquisition 57 SAPERA ACQUISITION METHODS 76 TRIGGER TO INMAGE RELIABILITY Supported Events and Transfer Methods 77 Acquisition Events 77 Acquisition Events 77 Trigger Signal Validity 79 Supported Transfer Cycling Methods 79 OUTPUT LUT AVAILABILITY 81 METADATA: THEORY OF OPERATION 82 Metadata Data Structure Metadata Data Structure Metadata Data Structure Metadata Example FLAT FIELD CORRECTION: THEORY OF OPERATION 83 Flat Field Correction Sets Xtium2-CXP PX8 Superofic limitations Programming the sets XTIUM2-CXP PX8 Superofic limitations Programming the sets XTIUM2-CXP PX8 Superofice Darameters ACQ Related Parameters General Outputs #1: Related Capabilities (for GIO Module #0) General Inputs #1: Related Capabilities (for GIO Module #1) General Inputs #1: Related Parameters (for GIO Module #1) Bidirectional General I/Os: Related Parameters (for GIO Module #1) Bidirectional General I/Os: Related Parameters (for GIO Module #2) SAPERA SERVER AND RESOURCES TECHNICAL SPECIFICATIONS XTIUM2-CXP PX8 Board Layout Drawing CONNECTOR AND SWITCH DOCATIONS XTIUM2-CXP PX8 Board Layout Drawing CONNECTOR AND SWITCH DOCATIONS XTIUM2-CXP PX8 Board Layout Drawing CONNECTOR AND SWITCH DOCATIONS XTIUM2-CXP PXB Board Layout Drawing CONNECTOR AND SWITCH SPECIFICATIONS 101		
SHAFT ENCODER INTERFACE TIMING VIRTUAL FRAME TRIGGER FOR LINE SCAN CAMERAS 72 Synchronization Signals for a 10 Line Virtual Frame 73 Synchronization Signals for Fixed Frame Length Acquisition 74 Synchronization Signals for Variable Frame Length Acquisition 75 SAPERA ACQUISITION METHODS 76 TRIGGER TO IMAGE RELIABILITY 77 Supported Events and Transfer Methods 77 Acquisition Events 77 Acquisition Events 77 Transfer Events 79 Transfer Events 79 OUTPUT LUT AVAILABILITY 81 METADATA: THEORY OF OPERATION 82 Metadata Data Structure 82 Metadata Example FLAT FIELD CORRECTION: THEORY OF OPERATION 83 Flat Field Correction Lists Flat Field Correction Lists Flat Field Correction Sets Xtium2-CXP PX8 specific limitations Programming the sets XTIUM2-CXP PX8 SupPORTED PARAMETERS Camera Related Parameters VIC Related Parameters 85 Camera Related Capabilities Camera Related Parameters 86 ACQ Related Parameters 87 Transfer Related Capabilities Transfer Related Capabilities Transfer Related Capabilities Firenary General Outputs #1: Related Capabilities (for GIO Module #0) 93 General Inputs #1: Related Parameters (for GIO Module #1) 94 General Inputs #1: Related Parameters (for GIO Module #1) 95 General Inputs #1: Related Parameters (for GIO Module #2) 86 Bidirectional General I/Os: Related Parameters (for GIO Module #2) 87 SAPERA SERVERS AND RESOURCES TECHNICAL SPECIFICATIONS XTUM2-CXP PX8 BOARD SPECIFICATIONS XTUM		
VIRTUAL FRAME TRIGGER FOR LINE SCAN CAMERAS Synchronization Signals for a 10 Line Virtual Frame Synchronization Signals for Fixed Frame Length Acquisition 74 Synchronization Signals for Evaluation Frame Length Acquisition 75 SAPERA ACQUISITION METHODS 76 TRIGGER TO IMAGE RELIABILITY 77 Supported Events and Transfer Methods 77 Acquisition Events 77 Acquisition Events 77 Transfer Events 79 Trigger Signal Validity 79 Supported Transfer Cycling Methods 79 OUTPUT LUT AVAILABILITY 81 METADATA: THEORY OF OPERATION 82 Metadata Data Structure 82 Metadata Example FLAT FIELD CORRECTION: THEORY OF OPERATION 83 Flat Field Correction Sets Xtium2-CXP PX8 specific limitations Programming the sets XTIUM2-CXP PX8 Supported Parameters 85 Camera Related Capabilities Camera Related Parameters 86 ACQ Related Parameters 87 General Outputs #1: Related Capabilities (for GIO Module #0) 87 General Inputs #1: Related Parameters (for GIO Module #1) 88 Bidirectional General I/Os: Related Parameters (for GIO Module #1) 89 Bidirectional General I/Os: Related Parameters (for GIO Module #2) 81 Bidirectional General I/Os: Related Parameters (for GIO Module #2) 82 SAPERA SERVERS AND RESOURCES 84 STIUM2-CXP PX8 BOARD SPECIFICATIONS 85 TECHNICAL SPECIFICATIONS 87 TOTAL SPECIFICATIONS 87 TECHNICAL SPECIFICATIONS 87 TOTAL SPECIFICATIONS 88 TIUM2-CXP PX8 BOARD SPECIFICATIONS 89 CONNECTOR AND SWITCH LOCATIONS 80 CONNECTOR AND SWITCH LOCATIONS 80 CONNECTOR AND SWITCH SPECIFICATIONS 90 CONNECTOR AND SWITCH SPECIFICATIONS 91 CONNECTOR AND SWITCH SPECIFICATIONS 91 CONNECTOR AND SWITCH SPECIFICATIONS 91 CONNECTOR AND SWITCH SPECIFICATIONS 92 CONNECTOR AND SWITCH SPECIFICATIONS 94 CONNECTOR AND SWITCH SPECIFICATIONS 95 CONNECTOR AND SWITCH SPECIFICATIONS 96 CONNECTOR AND SWITCH SPECIFICATIONS 97 CONNECTOR AND SWITCH SPECIFICATIONS 97 CONNECTOR AND SWITCH SPECIFICATIONS		
Synchronization Signals for Fixed Frame Length Acquisition Synchronization Signals for Variable Frame Length Acquisition 75 SAPERA ACQUISITION METHODS 76 TRIGGER TO IMAGE RELIABILITY 77 Supported Events and Transfer Methods 77 Acquisition Events 77 Transfer Events 78 Transfer Events 79 Trigger Signal Validity 79 Supported Transfer Cycling Methods 79 OUTPUT LUT AVAILABILITY 81 METADATA: THEORY OF OPERATION 82 Metadata Data Structure 82 Metadata Example FLAT FIELD CORRECTION: THEORY OF OPERATION 83 Flat Field Correction Lists Flat Field Correction Sets Xtium2-CXP PX8 specific limitations Programming the sets XTIUM2-CXP PX8 SupPoRTED PARAMETERS Camera Related Capabilities Camera Related Capabilities Transfer Related Parameters VIC Related Parameters 85 VIC Related Parameters 86 ACO Related Parameters 87 General Outputs #1: Related Capabilities (for GIO Module #0) General Inputs #1: Related Parameters (for GIO Module #0) General Inputs #1: Related Parameters (for GIO Module #0) General Inputs #1: Related Parameters (for GIO Module #0) General Inputs #1: Related Parameters (for GIO Module #0) General Inputs #1: Related Parameters (for GIO Module #0) Bidirectional General I/Os: Related Parameters (for GIO Module #1) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #3) Bidirectiona		
Synchronization Signals for Fixed Frame Length Acquisition Synchronization Signals for Variable Frame Length Acquisition 75 SAPERA ACQUISITION METHODS 76 TRIGGER TO IMAGE RELIABILITY 77 Supported Events and Transfer Methods 77 Acquisition Events 77 Transfer Events 78 Transfer Events 79 Trigger Signal Validity 79 Supported Transfer Cycling Methods 79 OUTPUT LUT AVAILABILITY 81 METADATA: THEORY OF OPERATION 82 Metadata Data Structure 82 Metadata Example FLAT FIELD CORRECTION: THEORY OF OPERATION 83 Flat Field Correction Lists Flat Field Correction Sets Xtium2-CXP PX8 specific limitations Programming the sets XTIUM2-CXP PX8 SupPoRTED PARAMETERS Camera Related Capabilities Camera Related Capabilities Transfer Related Parameters VIC Related Parameters 85 VIC Related Parameters 86 ACO Related Parameters 87 General Outputs #1: Related Capabilities (for GIO Module #0) General Inputs #1: Related Parameters (for GIO Module #0) General Inputs #1: Related Parameters (for GIO Module #0) General Inputs #1: Related Parameters (for GIO Module #0) General Inputs #1: Related Parameters (for GIO Module #0) General Inputs #1: Related Parameters (for GIO Module #0) Bidirectional General I/Os: Related Parameters (for GIO Module #1) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #3) Bidirectiona	Synchronization Signals for a 10 Line Virtual Frame	73
SAPERA ACOUISITION METHODS TRIGGER TO IMAGE RELIABILITY Supported Events and Transfer Methods 77 Acquisition Events 77 Transfer Events 79 Trigger Signal Validity 79 Supported Transfer Cycling Methods 79 OUTPUT LUIT AVAILABILITY 81 METADATA: THEORY OF OPERATION 82 Metadata Data Structure 82 Metadata Example 83 FLAT Field Correction Lists Flat Field Correction Sets 83 Flat Field Correction Sets 83 Xtium2-CXP PX8 specific limitations 83 Programming the sets 84 XTIUM2-CXP PX8 SupPorter PARAMETERS 85 Camera Related Capabilities Camera Related Parameters 86 ACO Related Parameters 87 ACO Related Parameters 88 ACO Related Parameters 89 Transfer Related Capabilities Transfer Related Parameters General Outputs #1: Related Capabilities (for GIO Module #0) 93 General Inputs #1: Related Capabilities (for GIO Module #0) 93 General Inputs #1: Related Parameters (for GIO Module #0) 93 General Inputs #1: Related Parameters (for GIO Module #1) 94 Bidirectional General I/Os: Related Capabilities (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #1) 94 Bidirectional General I/Os: Related Capabilities (for GIO Module #2) 95 SAPERA SERVERS AND RESOURCES TECHNICAL SPECIFICATIONS 97 XTIUM2-CXP PX8 BOARD SPECIFICATIONS 98 EMC DECLARATIONS OF CONFORMITY 99 FCC Statement of Conformance 99 FCC Class A Product 99 FCC Class A Product 99 FCC Statement of Conformity 99 CONNECTOR AND SWITCH LOCATIONS 100 CONNECTOR AND SWITCH SPECIFICATIONS 101		74
TRIGGER TO IMAGE RELIABILITY Supported Events and Transfer Methods Acquisition Events Transfer Events Tringer Signal Validity Supported Transfer Cycling Methods 79 OUTPUT LUT AVAILABILITY METADATA: THEORY OF OPERATION METADATA: METADATA METADATA: THEORY OF OPERATION METADATA: METADATA METADATA METADATA: METADATA METADATA METADATA: METADATA METADATA METADATA: METADATA METADATA METADATA: METADATA METADATA METADATA: METADATA METADATA METADATA METADATA METADATA METADATA METADATA METADATA METADATA METADATA	Synchronization Signals for Variable Frame Length Acquisition	75
Supported Events and Transfer Methods 77 Acquisition Events 77 Transfer Events 79 Trigger Signal Validity 79 Supported Transfer Cycling Methods 79 OUTPUT LUT AVAILABILITY 81 METADATA: THEORY OF OPERATION 82 Metadata Data Structure 82 Metadata Example 82 FLAT FIELD CORRECTION: THEORY OF OPERATION 83 Flat Field Correction Lists 83 Flat Field Correction Sets 83 Xtium2-CXP PX8 Supported Parameters 85 Camera Related Capabilities 85 Camera Related Parameters 85 VIC Related Parameters 85 ACQ Related Parameters 86 ACQ Related Parameters 97 Transfer Related Capabilities 79 Transfer Related Parameters 93 General Outputs #1: Related Capabilities (for GIO Module #0) 93 General Inputs #1: Related Capabilities (for GIO Module #1) 94 General Inputs #1: Related Parameters (for GIO Module #1) 94 Bidirectional General I/Os: Related Parameters (for GIO Module #2) 94 Bidirectional General I/Os: Related Parameters (for GIO Module #2) 94 Bidirectional General I/Os: Related Parameters (for GIO Module #2) 94 Bidirectional General I/Os: Related Parameters (for GIO Module #2) 94 Bidirectional General I/Os: Related Parameters (for GIO Module #2) 94 Bidirectional General I/Os: Related Parameters (for GIO Module #2) 94 Bidirectional General I/Os: Related Parameters (for GIO Module #2) 94 Bidirectional General I/Os: Related Parameters (for GIO Module #2) 94 Bidirectional General I/Os: Related Parameters (for GIO Module #2) 94 Bidirectional General I/Os: Related Parameters (for GIO Module #2) 94 Bidirectional General I/Os: Related Parameters (for GIO Module #2) 94 CE Declarations of Conformity 99 CONNECTOR AND SWITCH LOCATIONS 100 CONNECTOR AND SWITCH LOCATIONS 101 CONNECTOR AND SWITCH LOCATIONS 101 CONNECTOR AND SWITCH LOCATIONS 101	SAPERA ACQUISITION METHODS	76
Acquisition Events Transfer Events Tringer Signal Validity Supported Transfer Cycling Methods 79 OUTPUT LUT AVAILABILITY 81 METADATA: THEORY OF OPERATION 82 Metadata Data Structure 82 Metadata Example FLAT FIELD CORRECTION: THEORY OF OPERATION 83 Flat Field Correction Lists 83 Flat Field Correction Sets Xtium2-CXP PX8 specific limitations Programming the sets XTIUM2-CXP PX8 Supported Parameters Camera Related Capabilities 85 Camera Related Parameters 85 VIC Related Parameters 86 ACQ Related Parameters 87 Transfer Related Capabilities 87 General Outputs #1: Related Capabilities (for GIO Module #0) General Inputs #1: Related Capabilities (for GIO Module #1) General Inputs #1: Related Parameters (for GIO Module #1) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) **ECHNICAL SPECIFICATIONS** **TECHNICAL SPECIFICATIONS** **TECHNICAL SPECIFICATIONS** **TECHNICAL SPECIFICATIONS** **EMADE SYSTEM REQUIREMENTS** **EMC DECLARATIONS OF CONFORMITY** **PORT OF THE SYSTEM REQUIREMENTS** **EMC DECLARATIONS OF CONFORMITY** **PORT OF THE SYSTEM REQUIREMENTS** **EMC DECLARATIONS OF CONFORMITY** **PORT OF THE SYSTEM REQUIREMENTS** **EMC DECLARATIONS OF CONFORMITY** **PORT OF THE SYSTEM REQUIREMENTS** **EMC DECLARATIONS OF CONFORMITY** **PORT OF THE SYSTEM REQUIREMENTS** **EMC DECLARATIONS OF CONFORMITY** **PORT OF THE SYSTEM REQUIREMENTS** **EMC DECLARATIONS OF CONFORMITY** **PORT OF THE SYSTEM REQUIREMENTS** **EMC DECLARATIONS OF CONFORMITY** **PORT OF THE SYSTEM REQUIREMENTS** **PORT OF THE	TRIGGER TO IMAGE RELIABILITY	
Transfer Events Trigger Signal Validity Supported Transfer Cycling Methods 79 OUTPUT LUT AVAILABILITY 81 METADATA: THEORY OF OPERATION 82 Metadata Data Structure 82 Metadata Example 83 Flat Field Correction Sets 83 Flat Field Correction Sets 83 Xtium2-CXP PX8 specific limitations 83 Programming the sets 84 XTIUM2-CXP PX8 Supported Parameters 85 Camera Related Capabilities 85 Camera Related Parameters 86 ACQ Related Parameters 87 Transfer Related Capabilities 87 Transfer Related Capabilities 87 General Outputs #1: Related Capabilities (for GIO Module #0) 87 General Inputs #1: Related Parameters (for GIO Module #1) 88 General Inputs #1: Related Parameters (for GIO Module #1) 89 General Inputs #1: Related Parameters (for GIO Module #1) 89 General Inputs #1: Related Parameters (for GIO Module #1) 89 General Inputs #1: Related Parameters (for GIO Module #1) 80 General Inputs #1: Related Parameters (for GIO Module #1) 81 General Inputs #1: Related Parameters (for GIO Module #1) 82 Bidirectional General I/Os: Related Parameters (for GIO Module #2) 84 Bidirectional General I/Os: Related Parameters (for GIO Module #2) 84 Bidirectional General I/Os: Related Parameters (for GIO Module #2) 85 FECHNICAL SPECIFICATIONS 97 XTIUM2-CXP PX8 BOARD SPECIFICATIONS 97 KTIUM2-CXP PX8 BOARD SPECIFICATIONS 97 CC Statement of Conformance 99 FCC Class A Product 99 CE Declaration of Conformity 99 CONNECTOR AND SWITCH SPECIFICATIONS 100 CONNECTOR AND SWITCH DEscription List 100 CONNECTOR AND SWITCH DESCRIPTIONS 101		
Trigger Signal Validity Supported Transfer Cycling Methods 79 OUTPUT LUT AVAILABILITY 81 METADATA: THEORY OF OPERATION 82 Metadata Data Structure 82 Metadata Example 82 FLAT FIELD CORRECTION: THEORY OF OPERATION 83 Flat Field Correction Lists 83 Flat Field Correction Sets 83 Xtium2-CXP PX8 specific limitations 83 Programming the sets 84 XTIUM2-CXP PX8 SUPPORTED PARAMETERS 85 Camera Related Capabilities 85 Camera Related Parameters 85 VIC Related Parameters 86 ACQ Related Parameters 87 Transfer Related Capabilities 87 General Outputs #1: Related Capabilities (for GIO Module #0) 87 General Inputs #1: Related Parameters (for GIO Module #0) 87 General Inputs #1: Related Parameters (for GIO Module #1) 88 General Inputs #1: Related Parameters (for GIO Module #1) 89 General Inputs #1: Related Parameters (for GIO Module #1) 89 General Inputs #1: Related Parameters (for GIO Module #2) 89 General Inputs #1: Related Parameters (for GIO Module #2) 89 General Inputs #1: Related Parameters (for GIO Module #1) 80 General Inputs #1: Related Parameters (for GIO Module #2) 81 Bidirectional General I/Os: Related Parameters (for GIO Module #2) 84 Bidirectional General I/Os: Related Parameters (for GIO Module #2) 84 Bidirectional General I/Os: Related Parameters (for GIO Module #2) 85 FECHNICAL SPECIFICATIONS 97 XTIUM2-CXP PX8 BOARD SPECIFICATIONS 98 EMC DECLARATIONS OF CONFORMITY 99 FCC Statement of Conformance 99 FCC Class A Product 99 CE Declaration of Conformity 99 CONNECTOR AND SWITCH SPECIFICATIONS 100 CONNECTOR AND SWITCH DOSCRIPTIONS 101	· ·	
Supported Transfer Cycling Methods OUTPUT LUT AVAILABILITY METADATA: THEORY OF OPERATION Metadata Data Structure Metadata Example FLAT FIELD CORRECTION: THEORY OF OPERATION 82 FLAT FIELD CORRECTION: THEORY OF OPERATION 83 Flat Field Correction Lists Flat Field Correction Sets Xtium2-CXP PX8 specific limitations 83 Programming the sets XTIUM2-CXP PX8 Supported PARAMETERS 85 Camera Related Capabilities Camera Related Parameters 85 VIC Related Parameters 86 ACQ Related Parameters 87 VIC Related Parameters 88 ACQ Related Parameters 89 General Outputs #1: Related Capabilities (for GIO Module #0) 93 General Outputs #1: Related Parameters (for GIO Module #1) 94 General Inputs #1: Related Capabilities (for GIO Module #1) 94 General Inputs #1: Related Capabilities (for GIO Module #1) 94 Bidirectional General I/Os: Related Parameters (for GIO Module #2) 94 Bidirectional General I/Os: Related Parameters (for GIO Module #2) 94 Bidirectional General I/Os: Related Parameters (for GIO Module #2) 95 FECHNICAL SPECIFICATIONS 97 XTIUM2-CXP PXB BOARD SPECIFICATIONS 97 FCC Statement of Conformance 99 FCC Class A Product 99 CE Declaration of Conformity 99 CONNECTOR AND SWITCH SPECIFICATIONS 100 CONNECTOR AND SWITCH DEscription List 101 CONNECTOR AND SWITCH SPECIFICATIONS 101		
OUTPUT LUT AVAILABILITY METADATA: THEORY OF OPERATION Metadata Data Structure Metadata Example ELAT FIELD CORRECTION: THEORY OF OPERATION ### FILED CORRECTION ###		
METADATA: THEORY OF OPERATION Metadata Data Structure Metadata Example FLAT FIELD CORRECTION: THEORY OF OPERATION Flat Field Correction Lists Flat Field Correction Sets Xtium2-CXP PX8 specific limitations Programming the sets XTIUM2-CXP PX8 SUPPORTED PARAMETERS Camera Related Capabilities Camera Related Parameters VIC Related Parameters 486 ACO Related Parameters 487 Transfer Related Capabilities General Outputs #1: Related Capabilities (for GIO Module #0) General Inputs #1: Related Parameters (for GIO Module #1) General Inputs #1: Related Parameters (for GIO Module #1) General Inputs #1: Related Parameters (for GIO Module #1) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) SAPERA SERVERS AND RESOURCES TECHNICAL SPECIFICATIONS XTIUM2-CXP PX8 BOARD SPECIFICATIONS YIUM2-CXP PX8 BOARD SPECIFICATIONS EMC DECLARATIONS OF CONFORMITY FCC Statement of Conformance FCC Class A Product CE Declaration of Conformity CONNECTOR AND SWITCH LOCATIONS Xtium2-CXP PX8 Board Layout Drawing CONNECTOR AND SWITCH DESCRIPTION ION CONNECTOR AND SWITCH SPECIFICATIONS 101		
Metadata Data Structure Metadata Example Metadata Example S2 Metadata Example S3 FLAT FIELD CORRECTION: THEORY OF OPERATION S3 Flat Field Correction Lists S3 Flat Field Correction Sets Xtium2-CXP PX8 specific limitations Programming the sets S3 XTIUM2-CXP PX8 SUPPORTED PARAMETERS Camera Related Capabilities Camera Related Parameters S5 Camera Related Parameters S6 ACQ Related Parameters S7 MIC Related Parameters M6 ACQ Related Parameters M6 ACQ Related Parameters M7 Transfer Related Capabilities M8 General Outputs #1: Related Capabilities (for GIO Module #0) M9 General Inputs #1: Related Parameters (for GIO Module #0) M9 General Inputs #1: Related Parameters (for GIO Module #1) M9 General Inputs #1: Related Parameters (for GIO Module #1) M9 Bidirectional General I/Os: Related Parameters (for GIO Module #2) Midirectional General I/Os: Related Parameters (for GIO Module #2) MICONAL SPECIFICATIONS M7 XTIUM2-CXP PX8 BOARD SPECIFICATIONS M7 XTIUM2-CXP PX8 BOARD SPECIFICATIONS M7 MOST SYSTEM REQUIREMENTS M9 EMC DECLARATIONS OF CONFORMITY M9 FCC Statement of Conformance M9 FCC Class A Product M9 CONNECTOR AND SWITCH LOCATIONS M7 CONNECTOR AND SWITCH LOCATIONS M7 CONNECTOR AND SWITCH SPECIFICATIONS M100 CONNECTOR AND SWITCH SPECIFICATIONS M101		
Hetadata Example FLAT FIELD CORRECTION: THEORY OF OPERATION ### Field Correction Lists ### Field Correction Sets ### Attimu2-CXP PX8 specific limitations ### Programming the sets Xtium2-CXP PX8 Supeorted Parameters ### Programming the sets XTIUM2-CXP PX8 Supported Parameters ### ### ACQ Related Capabilities Camera Related Capabilities ### ACQ Related Parameters ### ### ACQ Related Parameters ### ### ACQ Related Parameters ### ACQ Related Parameters ### General Outputs #1: Related Capabilities (for GIO Module #0) ### General Outputs #1: Related Parameters (for GIO Module #0) ### General Inputs #1: Related Capabilities (for GIO Module #1) ### General Inputs #1: Related Parameters (for GIO Module #1) ### Bidirectional General I/Os: Related Capabilities (for GIO Module #2) ### Bidirectional General I/Os: Related Parameters (for GIO Module #2) ### Bidirectional General I/Os: Related Parameters (for GIO Module #2) ### Bidirectional General I/Os: Related Parameters (for GIO Module #2) ### Bidirectional General I/Os: Related Parameters (for GIO Module #2) ### Bidirectional General I/Os: Related Parameters (for GIO Module #2) ### Bidirectional General I/Os: Related Parameters (for GIO Module #2) ### Bidirectional General I/Os: Related Parameters (for GIO Module #2) ### Bidirectional General I/Os: Related Parameters (for GIO Module #2) ### Bidirectional General I/Os: Related Parameters (for GIO Module #2) ### Bidirectional General I/Os: Related Parameters (for GIO Module #2) ### Bidirectional General I/Os: Related Parameters (for GIO Module #2) ### Bidirectional General I/Os: Related Parameters (for GIO Module #2) ### Bidirectional General I/Os: Related Parameters (for GIO Module #2) ### Bidirectional General I/Os: Related Parameters (for GIO Module #2) ### Bidirectional General I/Os: Related Parameters (for GIO Module #2) ### Bidirectional General I/Os: Related Parameters (for GIO Module #2) ### Bidirectional General I/Os: Related Parameters (for GIO Module #2) ### Bidirectional General I/Os: Related Parameters (for		
FLAT FIELD CORRECTION: THEORY OF OPERATION Flat Field Correction Lists Flat Field Correction Sets Xtium2-CXP PX8 specific limitations Programming the sets XTIUM2-CXP PX8 SUPPORTED PARAMETERS Camera Related Capabilities Camera Related Parameters XIC Related Parameters XIC Related Parameters ACQ Related Parameters ACQ Related Parameters Fransfer Related Capabilities Transfer Related Capabilities General Outputs #1: Related Capabilities (for GIO Module #0) General Inputs #1: Related Parameters (for GIO Module #0) General Inputs #1: Related Capabilities (for GIO Module #1) General Inputs #1: Related Parameters (for GIO Module #1) Bidirectional General I/Os: Related Capabilities (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) SAPERA SERVERS AND RESOURCES TECHNICAL SPECIFICATIONS YTIUM2-CXP PX8 BOARD SPECIFICATIONS YTIUM2-CXP PX8 BOARD SPECIFICATIONS YTIUM2-CXP PX8 BOARD SPECIFICATIONS YTIUM2-CXP PX8 BOARD SPECIFICATIONS GEORGAL AND SWITCH LOCATIONS Xtium2-CXP PX8 BOARD Locations Xtium2-CXP PX8 Board Layout Drawing Connector / LED Description List CONNECTOR AND SWITCH SPECIFICATIONS 100 CONNECTOR AND SWITCH SPECIFICATIONS 101		
Flat Field Correction Lists Flat Field Correction Sets Xtium2-CXP PX8 specific limitations Programming the sets XTIUM2-CXP PX8 SUPPORTED PARAMETERS ASS Camera Related Capabilities Camera Related Parameters 85 VIC Related Parameters 86 ACQ Related Parameters 97 Transfer Related Capabilities Transfer Related Capabilities Final General Outputs #1: Related Capabilities (for GIO Module #0) General Outputs #1: Related Parameters (for GIO Module #0) General Inputs #1: Related Parameters (for GIO Module #1) General Inputs #1: Related Parameters (for GIO Module #1) Bidirectional General I/Os: Related Capabilities (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) FIECHNICAL SPECIFICATIONS 97 XTIUM2-CXP PX8 BOARD SPECIFICATIONS 97 XTIUM2-CXP PX8 BOARD SPECIFICATIONS 97 FCC Statement of Conformance FCC Class A Product 99 FCC Class A Product 99 CONNECTOR AND SWITCH LOCATIONS 100 CONNECTOR AND SWITCH SPECIFICATIONS 101	·	
Flat Field Correction Sets 83		
Xtium2-CXP PX8 specific limitations Programming the sets 84 XTIUM2-CXP PX8 SUPPORTED PARAMETERS 85 Camera Related Capabilities 85 Camera Related Parameters 86 ACQ Related Parameters 86 ACQ Related Parameters 87 Transfer Related Capabilities 97 Transfer Related Capabilities 97 Transfer Related Parameters 97 General Outputs #1: Related Capabilities (for GIO Module #0) 97 General Inputs #1: Related Parameters (for GIO Module #0) 97 General Inputs #1: Related Parameters (for GIO Module #1) 97 General Inputs #1: Related Parameters (for GIO Module #1) 98 Bidirectional General I/Os: Related Capabilities (for GIO Module #2) 99 Bidirectional General I/Os: Related Parameters (for GIO Module #2) 90 SAPERA SERVERS AND RESOURCES 95 TECHNICAL SPECIFICATIONS 97 XTIUM2-CXP PX8 BOARD SPECIFICATIONS 97 HOST SYSTEM REQUIREMENTS 98 EMC DECLARATIONS CONFORMITY 99 FCC Class A Product 99 FCC Class A Product 99 CONNECTOR AND SWITCH LOCATIONS 100 CONNECTOR AND SWITCH LOCATIONS 100 CONNECTOR AND SWITCH SPECIFICATIONS 101		
Programming the sets XTIUM2-CXP PX8 SUPPORTED PARAMETERS Camera Related Capabilities Camera Related Parameters WIC Related Parameters 85 WIC Related Parameters 86 ACO Related Parameters 91 Transfer Related Capabilities 72 Transfer Related Parameters 93 General Outputs #1: Related Capabilities (for GIO Module #0) 93 General Outputs #1: Related Parameters (for GIO Module #0) 93 General Inputs #1: Related Parameters (for GIO Module #1) 94 General Inputs #1: Related Parameters (for GIO Module #1) 94 Bidirectional General I/Os: Related Capabilities (for GIO Module #2) Bidirectional General I/Os: Related Capabilities (for GIO Module #2) 84 SAPERA SERVERS AND RESOURCES TECHNICAL SPECIFICATIONS 77 XTIUM2-CXP PX8 BOARD SPECIFICATIONS 97 EMC DECLARATIONS OF CONFORMITY 99 FCC Statement of Conformance FCC Class A Product 99 CE Declaration of Conformity 99 CONNECTOR AND SWITCH LOCATIONS 100 CONNECTOR AND SWITCH SPECIFICATIONS 101		
XTIUM2-CXP PX8 SUPPORTED PARAMETERS Camera Related Capabilities Camera Related Parameters VIC Related Parameters 86 ACQ Related Parameters 91 Transfer Related Capabilities 92 Transfer Related Parameters 93 General Outputs #1: Related Capabilities (for GIO Module #0) 93 General Outputs #1: Related Parameters (for GIO Module #0) 93 General Inputs #1: Related Parameters (for GIO Module #1) 94 General Inputs #1: Related Parameters (for GIO Module #1) 94 General Inputs #1: Related Parameters (for GIO Module #1) 94 Bidirectional General I/Os: Related Capabilities (for GIO Module #2) 94 Bidirectional General I/Os: Related Parameters (for GIO Module #2) 95 TECHNICAL SPECIFICATIONS 97 XTIUM2-CXP PX8 BOARD SPECIFICATIONS 97 XTIUM2-CXP PX8 BOARD SPECIFICATIONS 98 EMC DECLARATIONS OF CONFORMITY 99 FCC Statement of Conformance 99 FCC Class A Product 99 CE Declaration of Conformity 99 CONNECTOR AND SWITCH LOCATIONS 100 CONNECTOR AND SWITCH SPECIFICATIONS 101		
Camera Related Capabilities Camera Related Parameters 85 VIC Related Parameters 86 ACO Related Parameters 97 Transfer Related Capabilities 97 Transfer Related Capabilities 97 Transfer Related Parameters 97 General Outputs #1: Related Capabilities (for GIO Module #0) 97 General Inputs #1: Related Parameters (for GIO Module #0) 97 General Inputs #1: Related Parameters (for GIO Module #1) 97 General Inputs #1: Related Parameters (for GIO Module #1) 98 General Inputs #1: Related Parameters (for GIO Module #1) 99 Bidirectional General I/Os: Related Capabilities (for GIO Module #2) 90 Bidirectional General I/Os: Related Parameters (for GIO Module #2) 91 SAPERA SERVERS AND RESOURCES 92 TECHNICAL SPECIFICATIONS 97 XTIUM2-CXP PX8 BOARD SPECIFICATIONS 97 KTIUM2-CXP PX8 BOARD SPECIFICATIONS 97 FCC Statement of Conformance 99 FCC Class A Product 99 CE Declaration of Conformity 99 CONNECTOR AND SWITCH LOCATIONS 100 Xtium2-CXP PX8 Board Layout Drawing Connector / LED Description List 100 CONNECTOR AND SWITCH SPECIFICATIONS 101		
Camera Related Parameters VIC Related Parameters ACQ Related Parameters ACQ Related Parameters 91 Transfer Related Capabilities 92 Transfer Related Parameters 93 General Outputs #1: Related Capabilities (for GIO Module #0) 93 General Inputs #1: Related Parameters (for GIO Module #0) 93 General Inputs #1: Related Parameters (for GIO Module #1) General Inputs #1: Related Parameters (for GIO Module #1) Bidirectional General I/Os: Related Capabilities (for GIO Module #1) Bidirectional General I/Os: Related Capabilities (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) SAPERA SERVERS AND RESOURCES 95 TECHNICAL SPECIFICATIONS 97 XTIUM2-CXP PX8 BOARD SPECIFICATIONS 98 EMC DECLARATIONS OF CONFORMITY 99 FCC Statement of Conformance 99 FCC Class A Product 99 CE Declaration of Conformity CONNECTOR AND SWITCH LOCATIONS 100 Xtium2-CXP PX8 Board Layout Drawing CONNECTOR AND SWITCH SPECIFICATIONS 101		
ACQ Related Parameters Transfer Related Capabilities Transfer Related Parameters General Outputs #1: Related Capabilities (for GIO Module #0) General Outputs #1: Related Parameters (for GIO Module #0) General Inputs #1: Related Parameters (for GIO Module #1) General Inputs #1: Related Parameters (for GIO Module #1) General Inputs #1: Related Parameters (for GIO Module #1) Bidirectional General I/Os: Related Capabilities (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) SAPERA SERVERS AND RESOURCES TECHNICAL SPECIFICATIONS TIUM2-CXP PX8 BOARD SPECIFICATIONS FOC SYSTEM REQUIREMENTS EMC DECLARATIONS OF CONFORMITY FCC Statement of Conformance FCC Class A Product GE Declaration of Conformity CONNECTOR AND SWITCH LOCATIONS Tium2-CXP PX8 Board Layout Drawing Connector / LED Description List CONNECTOR AND SWITCH SPECIFICATIONS 101	•	85
Transfer Related Capabilities 92 Transfer Related Parameters 93 General Outputs #1: Related Capabilities (for GIO Module #0) 93 General Outputs #1: Related Parameters (for GIO Module #0) 93 General Inputs #1: Related Parameters (for GIO Module #1) 94 General Inputs #1: Related Parameters (for GIO Module #1) 94 Bidirectional General I/Os: Related Capabilities (for GIO Module #1) 94 Bidirectional General I/Os: Related Parameters (for GIO Module #2) 94 Bidirectional General I/Os: Related Parameters (for GIO Module #2) 94 SAPERA SERVERS AND RESOURCES 95 TECHNICAL SPECIFICATIONS 97 XTIUM2-CXP PX8 BOARD SPECIFICATIONS 97 HOST SYSTEM REQUIREMENTS 98 EMC DECLARATIONS OF CONFORMITY 99 FCC Statement of Conformance 99 FCC Class A Product 99 CE Declaration of Conformity 99 CONNECTOR AND SWITCH LOCATIONS 100 Xtium2-CXP PX8 Board Layout Drawing 100 Connector / LED Description List 100 CONNECTOR AND SWITCH SPECIFICATIONS 101	VIC Related Parameters	86
Transfer Related Parameters General Outputs #1: Related Capabilities (for GIO Module #0) General Outputs #1: Related Parameters (for GIO Module #0) General Inputs #1: Related Parameters (for GIO Module #1) General Inputs #1: Related Parameters (for GIO Module #1) Bidirectional General I/Os: Related Capabilities (for GIO Module #1) Bidirectional General I/Os: Related Capabilities (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) SAPERA SERVERS AND RESOURCES TECHNICAL SPECIFICATIONS TIUM2-CXP PX8 BOARD SPECIFICATIONS FOR XTIUM2-CXP PX8 BOARD SPECIFICATIONS FIND FCC Statement of Conformance FCC Statement of Conformance FCC Class A Product FCC Declaration of Conformity FCC Declaration of Conformity FCC Declaration of Conformity FCC Declaration of Conformity FCC NNECTOR AND SWITCH LOCATIONS TOO NATIONAL SPECIFICATIONS TOO CONNECTOR AND SWITCH SPECIFICATIONS TOO CONNECTOR AND SWITCH SPECIFICATIONS TOO CONNECTOR AND SWITCH SPECIFICATIONS	ACQ Related Parameters	91
General Outputs #1: Related Capabilities (for GIO Module #0) General Outputs #1: Related Parameters (for GIO Module #0) General Inputs #1: Related Capabilities (for GIO Module #1) General Inputs #1: Related Parameters (for GIO Module #1) Bidirectional General I/Os: Related Capabilities (for GIO Module #1) Bidirectional General I/Os: Related Capabilities (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) SAPERA SERVERS AND RESOURCES TECHNICAL SPECIFICATIONS TIUM2-CXP PX8 BOARD SPECIFICATIONS FOR XTIUM2-CXP PX8 BOARD SPECIFICATIONS FOR DECLARATIONS OF CONFORMITY FCC Statement of Conformance FCC Class A Product FCC Declaration of Conformity FCC Declarati	Transfer Related Capabilities	92
General Outputs #1: Related Parameters (for GIO Module #0) General Inputs #1: Related Capabilities (for GIO Module #1) General Inputs #1: Related Parameters (for GIO Module #1) Bidirectional General I/Os: Related Capabilities (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) SAPERA SERVERS AND RESOURCES **TECHNICAL SPECIFICATIONS** **TIUM2-CXP PX8 BOARD SPECIFICATIONS** HOST SYSTEM REQUIREMENTS** EMC DECLARATIONS OF CONFORMITY** **FCC Statement of Conformance** FCC Class A Product** **CE Declaration of Conformity** CONNECTOR AND SWITCH LOCATIONS** **CONNECTOR AND SWITCH LOCATIONS** CONNECTOR AND SWITCH SPECIFICATIONS** CONNECTOR AND SWITCH SPECIFICATIONS** 100 **CONNECTOR AND SWITCH SPECIFICATIONS** CONNECTOR AND SWITCH SPECIFICATIONS** 101	Transfer Related Parameters	93
General Inputs #1: Related Capabilities (for GIO Module #1) General Inputs #1: Related Parameters (for GIO Module #1) Bidirectional General I/Os: Related Capabilities (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) SAPERA SERVERS AND RESOURCES **TECHNICAL SPECIFICATIONS** **TIUM2-CXP PX8 BOARD SPECIFICATIONS** HOST SYSTEM REQUIREMENTS** **EMC DECLARATIONS OF CONFORMITY** **FCC Statement of Conformance** FCC Class A Product** **CE Declaration of Conformity** **CONNECTOR AND SWITCH LOCATIONS** **TOUTON TOUTON TO		93
General Inputs #1: Related Parameters (for GIO Module #1) Bidirectional General I/Os: Related Capabilities (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) SAPERA SERVERS AND RESOURCES 95 TECHNICAL SPECIFICATIONS XTIUM2-CXP PX8 BOARD SPECIFICATIONS HOST SYSTEM REQUIREMENTS EMC DECLARATIONS OF CONFORMITY FCC Statement of Conformance FCC Class A Product CE Declaration of Conformity CONNECTOR AND SWITCH LOCATIONS 100 Xtium2-CXP PX8 Board Layout Drawing Connector / LED Description List CONNECTOR AND SWITCH SPECIFICATIONS 101	·	
Bidirectional General I/Os: Related Capabilities (for GIO Module #2) Bidirectional General I/Os: Related Parameters (for GIO Module #2) SAPERA SERVERS AND RESOURCES 75 TECHNICAL SPECIFICATIONS 77 **XTIUM2-CXP PX8 BOARD SPECIFICATIONS 97 **HOST SYSTEM REQUIREMENTS 98 **EMC DECLARATIONS OF CONFORMITY 99 **FCC Statement of Conformance 99 **FCC Class A Product 99 **CONNECTOR AND SWITCH LOCATIONS 100 **Xtium2-CXP PX8 Board Layout Drawing 100 **Connector / LED Description List 100 **CONNECTOR AND SWITCH SPECIFICATIONS 101		
Bidirectional General I/Os: Related Parameters (for GIO Module #2) SAPERA SERVERS AND RESOURCES 95 TECHNICAL SPECIFICATIONS XTIUM2-CXP PX8 BOARD SPECIFICATIONS HOST SYSTEM REQUIREMENTS EMC DECLARATIONS OF CONFORMITY FCC Statement of Conformance FCC Class A Product 99 CE Declaration of Conformity CONNECTOR AND SWITCH LOCATIONS Xtium2-CXP PX8 Board Layout Drawing Connector / LED Description List CONNECTOR AND SWITCH SPECIFICATIONS 100 CONNECTOR AND SWITCH SPECIFICATIONS 101		
SAPERA SERVERS AND RESOURCES 95 TECHNICAL SPECIFICATIONS 97 XTIUM2-CXP PX8 BOARD SPECIFICATIONS 97 HOST SYSTEM REQUIREMENTS 98 EMC DECLARATIONS OF CONFORMITY 99 FCC Statement of Conformance 99 FCC Class A Product 99 CE Declaration of Conformity 99 CONNECTOR AND SWITCH LOCATIONS 100 Xtium2-CXP PX8 Board Layout Drawing 100 CONNECTOR AND SWITCH SPECIFICATIONS 101		
TECHNICAL SPECIFICATIONS XTIUM2-CXP PX8 BOARD SPECIFICATIONS HOST SYSTEM REQUIREMENTS EMC DECLARATIONS OF CONFORMITY FCC Statement of Conformance FCC Class A Product CONNECTOR AND SWITCH LOCATIONS Xtium2-CXP PX8 Board Layout Drawing Connector / LED Description List CONNECTOR AND SWITCH SPECIFICATIONS 100 CONNECTOR AND SWITCH SPECIFICATIONS 101	,	
XTIUM2-CXP PX8 BOARD SPECIFICATIONS 97 HOST SYSTEM REQUIREMENTS 98 EMC DECLARATIONS OF CONFORMITY 99 FCC Statement of Conformance 99 FCC Class A Product 99 CE Declaration of Conformity 99 CONNECTOR AND SWITCH LOCATIONS 100 Xtium2-CXP PX8 Board Layout Drawing 100 Connector / LED Description List 100 CONNECTOR AND SWITCH SPECIFICATIONS 101	SAPERA SERVERS AND RESOURCES	95
HOST SYSTEM REQUIREMENTS 98 EMC DECLARATIONS OF CONFORMITY 99 FCC Statement of Conformance 99 FCC Class A Product 99 CE Declaration of Conformity 99 CONNECTOR AND SWITCH LOCATIONS 100 Xtium2-CXP PX8 Board Layout Drawing 100 Connector / LED Description List 100 CONNECTOR AND SWITCH SPECIFICATIONS 101	TECHNICAL SPECIFICATIONS	97
EMC DECLARATIONS OF CONFORMITY 99 FCC Statement of Conformance 99 FCC Class A Product 99 CE Declaration of Conformity 99 CONNECTOR AND SWITCH LOCATIONS 100 Xtium2-CXP PX8 Board Layout Drawing 100 Connector / LED Description List 100 CONNECTOR AND SWITCH SPECIFICATIONS 101	XTIUM2-CXP PX8 BOARD SPECIFICATIONS	97
FCC Statement of Conformance 99 FCC Class A Product 99 CE Declaration of Conformity 99 CONNECTOR AND SWITCH LOCATIONS 100 Xtium2-CXP PX8 Board Layout Drawing 100 Connector / LED Description List 100 CONNECTOR AND SWITCH SPECIFICATIONS 101	HOST SYSTEM REQUIREMENTS	98
FCC Class A Product 99 CE Declaration of Conformity 99 CONNECTOR AND SWITCH LOCATIONS 100 Xtium2-CXP PX8 Board Layout Drawing 100 Connector / LED Description List 100 CONNECTOR AND SWITCH SPECIFICATIONS 101	EMC DECLARATIONS OF CONFORMITY	99
CE Declaration of Conformity CONNECTOR AND SWITCH LOCATIONS Xtium2-CXP PX8 Board Layout Drawing Connector / LED Description List CONNECTOR AND SWITCH SPECIFICATIONS 99 100 100 100 101		
CONNECTOR AND SWITCH LOCATIONS Xtium2-CXP PX8 Board Layout Drawing Connector / LED Description List CONNECTOR AND SWITCH SPECIFICATIONS 100		
Xtium2-CXP PX8 Board Layout Drawing 100 Connector / LED Description List 100 CONNECTOR AND SWITCH SPECIFICATIONS 101		
Connector / LED Description List 100 CONNECTOR AND SWITCH SPECIFICATIONS 101		
CONNECTOR AND SWITCH SPECIFICATIONS 101	y y	
	·	
VIIIM'I I'VII IIVU ENA Drackat Natail 101	CONNECTOR AND SWITCH SPECIFICATIONS Xtium2-CXP PX8 End Bracket Detail	101 101

Status LEDs Functional Descriptions	102
S: Boot-up/PCIe Status LED	102
L1, L2, L3, L4: CoaXPress Status LED	102
J7: External I/O Signals Connector (Female DH60-27P)	103
J8: Internal I/O Signals Connector (40-pin TST-120-01-G-D)	104
Note 1: General Inputs / External Trigger Inputs Specifications	105
Block Diagram: Connecting External Drivers to General Inputs	107
External Driver Electrical Requirements	108
Note 2: General Outputs /Strobe Output Specifications	109
Block Diagram: Connecting External Receivers to the General Outputs	
External Receiver Electrical Requirements	111
Note 3: RS-422/TTL Shaft Encoder Input Specifications	112
Note 3.1: Interfacing to an RS-422 Driver Output	114
Note 3.2: Interfacing to a Line Driver (also called Open Emitter) Output	
Note 3.3: Interfacing to an Open Collector Output	116
Note 3.4: Interfacing directly to a TTL (also called Push-Pull) Output	117
Note 3.5: Interfacing to a TTL using a Bias Voltage	117
C1, C2, C3, C4: CoaXPress Connector	118
J9: Multi-Board Sync / Bi-directional General I/Os	118
Hardware Preparation	118
Configuration via Sapera Application Programming	118
Configuration via Sapera CamExpert	119
J10: Power Connector	120
DC Power Details	120
Cables & Accessories	120
CoaXPress Cables	120
DH40-27S Cable to Blunt End (OR-YXCC-27BE2M1, Rev B1)	121
DH40-27S Connector Kit for Custom Wiring	122
Cable assemblies for I/O connector J8	123
External Signals Connector Bracket Assembly	123
External Signals Connector Bracket Drawing	123
External Signals Connector Bracket Pinout	123
Board Sync Cable Assembly OR-YXCC-BSYNC40	125
Power Cable Assembly OR-YXCC-PWRY00	126
COAXPRESS INTERFACE	127
CoaxPress Overview	127
CONTACT INFORMATION	128
SALES INFORMATION	128
TECHNICAL SUPPORT	128

Tables

Table 1: Xtium2-CXP PX8 Board Product Numbers	8
Table 2: Xtium2-CXP PX8 Software Product Numbers	8
Table 3: Xtium2-CXP PX8 Cables & Accessories	8
Table 4: Xtium2-CXP PX8 Device Drivers	41
Table 5: Grab Demo Workspace Details	
Table 6: CORACQ_PRM_EXT_LINE_TRIGGER_SOURCE - Parameter Values	69
Table 7: Output LUT Availability	
Table 8: Camera Related Capabilities	85
Table 9: Camera Related Parameters	85
Table 10: VIC Related Parameters	86
Table 11: Acquisition Related Parameters	91
Table 12: Transfer Related Capabilities	92
Table 13: Transfer Related Parameters	
Table 14: GIO-0 Related Capabilities	93
Table 15: GIO-0 Related Parameters	93
Table 16: GIO-1 Related Capabilities	
Table 17: GIO-1 Related Parameters	
Table 18: GIO-1 Related Parameters	
Table 19: GIO-2 Related Parameters	
Table 20: Xtium2-CXP PX8 - Servers and Resources	95
Table 21: Board Specifications	
Table 22: Environment Specifications	
Table 23: Power Specifications	
Table 24: Board Connector List	
Table 25: S Boot-up/PCIe Status LED	102
Table 26: Camera CXP Status LED	102
Table 27: DH60-27P Connector Signals	103
Table 28: 40-pin TST-120-01-G-D Connector Signals	
Table 29: External Trigger Timing Specifications	
Table 30: Input Switching Points and Propagation Delay	
Table 31: External Driver Electrical Requirements	
Table 32: External Receiver Electrical Requirements	
Table 33: CoaXPress Cable Suppliers	120
Table 34: DB37 Cable Connector Details	123

Figures

Figure 1: Automatic Firmware Update	
Figure 2: Manual Firmware Update	19
Figure 3: Start Menu Firmware Update Shortcut	20
Figure 4: Create an install.ini File	
Figure 5: Device Manager Parameter Setting Differences	25
Figure 6: Firmware Update Status	
Figure 7: Same Firmware For All Devices Checkbox	26
Figure 8: Board Information via Device Manager	
Figure 9: Device Manager File Menu save Device Info Command	
Figure 10: Diagnostic Tool Main Window	
Figure 11: Diagnostic Tool Main Window	
Figure 12: Eye Diagram	
Figure 13: Diagnostic Tool Live Monitoring Window	
Figure 14: PCI Diagnostic Program	
Figure 15: PCI Diagnostic Program – PCI bus info	
Figure 16: Using Windows Device Manager	
Figure 17: Board Firmware Version	
Figure 18: PCI Diagnostic Tool	
Figure 19: CamExpert PoCXP Parameter	
Figure 20: CamExpert Video Status Bar	
Figure 21: Bad vs. Good CXP Connectors	
Figure 22: CamExpert Program	
Figure 23: CamExpert Device Tree	
Figure 24: CamExpert Histogram of Dark Image	
Figure 25: CamExpert Histogram of Bright Image	
Figure 26: CamExpert Flat Field Correction Menu Command	
Figure 27: CamExpert Flat Field Correction Dialog	
Figure 28: Xtium2-CXP PX8 Block Diagram	
Figure 29: Xtium2-CXP Flow Diagram	
Figure 30: Encoder Input with Pulse-drop Counter	
Figure 31: Using Shaft Encoder Direction Parameter	
Figure 32: Synchronization Signals for a 10 Line Virtual Frame	
Figure 33: Line scan, Fixed Frame, No Trigger	
Figure 34: Line scan, Fixed Frame, Edge Trigger	
Figure 35: Line scan, Fixed Frame, Level Trigger (Roll-Over to Next Frame)	
Figure 36: Line scan, Variable Frame, Edge Trigger (Active High determines Frame Length)	
Figure 37: Line scan, Fixed Frame, Level Trigger (Roll-Over)	
Figure 38: Board Layout	
Figure 39: End Bracket Details	
Figure 40: General Inputs Electrical Diagram	
Figure 41: External Trigger Input Validation & Delay	
Figure 42: External Signals to J7 Connection Diagram	
Figure 43: External Signals to J8 Connection Diagram	
Figure 44: General Outputs Electrical Diagram	
Figure 45: Output Signals to J7 Connection Diagram	
Figure 46: Output Signals to J8 Connection Diagram	
Figure 47: RS-422 Shaft Encoder Input Electrical Diagram	
Figure 48: External RS-422 Signals to J7 Connection Diagram	
Figure 49: External RS-422 Signals to J8 Connection Diagram	
Figure 50: Interfacing to a Line Driver Output	
Figure 51: Interfacing to an Open Collector Output	
Figure 52: Interfacing TTL to TTL Shaft Encoder Inputs	
Figure 53: Interfacing TTL to RS-422 Shaft Encoder Inputs using a Bias Voltage	
Figure 54: DH60-27P Cable No. OR-YXCC-27BE2M1 Detail	. 121

Figure 55: Photo of cable OR-YXCC-27BE2M1	
Figure 56: OR-YXCC-H270000 Custom Wiring Kit	122
Figure 57: DB37 Output Cable	123
Figure 58: Photo of cable OR-YXCC-BSYNC40	125
Figure 59: Photo of cable assembly OR-YXCC-PWRY00	126

Overview

Product Part Numbers

Xtium2-CXP PX8 Board

Table 1: Xtium2-CXP PX8 Board Product Numbers

Item	Product Number
Xtium2-CXP PX8 Single	OR-A8X0-XPX10
Xtium2-CXP PX8 Dual	OR-A8X0-XPX20
Xtium2-CXP PX8 Quad	OR-A8X0-XPX40
For OEM clients, this manual in printed form, is available on request	OC-A8XM-PX8U0

Xtium2-CXP PX8 Software

Table 2: Xtium2-CXP PX8 Software Product Numbers

Item	Product Number
Sapera LT version 8.50 or later for full feature support (required) 1. Sapera LT: Provides everything needed to build imaging application 2. Current Sapera compliant board hardware drivers 3. Sapera documentation: (compiled HTML help, Adobe Acrobat® (PDF)	Free download at the <u>Teledyne DALSA website</u> .
(optional) Sapera Processing Imaging Development Library includes over 600 optimized image-processing routines.	Contact Sales at Teledyne DALSA

Optional Xtium2-CXP PX8 Cables & Accessories

Table 3: Xtium2-CXP PX8 Cables & Accessories

Item	Product Number
DH40-27S cable assembly to blunt end: 6 ft. cable I/O 27 pin Hirose connector to blunt end. This cable assembly connects to J7.	OR-YXCC-27BE2M1
External Signals bracket (OC-X4CC-IOCAB) provides a simple way to bring out the signals from the External Signals Connector J8 to a bracket mounted DB37.	Cable assemblies for I/O connector J8
DH40-27S Connector Kit for Custom Wiring: Comprised of a DH40-27S connector plus screw lock housing kit	OR-YXCC-H270000
Cable assembly to connect to J9 (Board Sync) Connecting 2 boards Connection 3 or 4 boards	OR-YXCC-BSYNC20 OR-YXCC-BSYNC40
Power interface cable required when supplying power for PoCXP	OR-YXCC-PWRY00
CXP Cable Information	Refer to <u>CoaXPress Cables</u>

Xtium2-CXP PX8 Frame Grabber Features

- Compatible with CoaXPress (CXP) specification version 2.0 and 1.x (visit http://jiia.org/en/ for details on industry standards)
- Supports up to 4 lanes of 12.5 Gbps each (4 cables support 50 Gbps)
- Acquisition of up to 4 independent cameras.
- The specification defines a device discovery methodology that can be automated and which provides plug and play capability
- CoaXPress cameras implement GenICam and associated GenCP, thus resulting in ease of use for Teledyne DALSA or third party cameras
- Uses a PCIe x8 Gen3 slot to maximize transfers to host computer buffers
- Acquire from Monochrome (8/10/12/14/16 bits per pixel), RGB (8/10/12 bits per pixel) CXP cameras, both area scan and line scan
- Acquire from Bayer (8/10/12 bits per pixel) CXP area scan cameras
- Output lookup tables
- Vertical and Horizontal Flip supported on board
- Flat Field and Flat Line correction: pixel replacement using neighborhood pixels
- External Input Triggers and Shaft Encoder inputs, along with Strobe outputs
- Multi-board Sync for trigger events supports simultaneously acquisitions from multiple cameras.
- Supports a number of acquisition events in compliance with "Teledyne DALSA's Trigger to Image Reliability"
- RoHS compliant

See <u>Technical Specifications</u> for detailed information.

User Programmable Configurations

Use the Xtium2-CXP PX8 firmware loader function in the Teledyne DALSA Device manager utility to select firmware for one of the supported modes. Firmware selection is made either during driver installation or manually later on (see <u>Firmware Update: Manual Mode</u>).

Quad Channel Model Firmware choices are:

- One CXP Camera (installation default):
 - Support for one CXP camera of 1, 2 or 4 links (that is, physical CXP cable connections)
- Two CXP Cameras:
 - Support for two independent CXP cameras of 1 or 2 links.
- Three CXP Cameras:
 - Support for three independent CXP cameras of 1 link, or 2 cameras of 1 link and 1 camera of 2 links.
- Four CXP Cameras:
 - Support for four independent CXP cameras of 1 link.

Dual Channel Model Firmware choices are:

- One CXP Camera (installation default):
 - Support for one CXP camera of 1, or 2 links (that is, physical CXP cable connections)
- Two CXP Cameras:
 - Support for two independent CXP cameras of 1 link.

Single Channel Model Firmware choices are:

• One CXP Camera (installation default):

Support for one CXP camera of 1 link (that is, physical CXP cable connection)

ACUPlus: Acquisition Control Unit

ACUPlus consists of a grab controller, one pixel packer and one time base generator per camera input.

ACUPlus acquires variable frame sizes up to 64KB per horizontal line and up to 64K lines per frame. ACUPlus can also capture an infinite number of lines from a line scan camera without losing a single line of data.

DTE: Intelligent Data Transfer Engine

The Xtium2-CXP PX8 intelligent Data Transfer Engine ensures fast image data transfers between the board and the host computer with zero CPU usage. The DTE provides a high degree of data integrity during continuous image acquisition in a non-real time operating system like Windows. DTE consists of intelligent DMA units with auto-loading Scatter-Gather tables.

PCI Express x8 Gen3 Interface

The Xtium2-CXP PX8 is a universal PCI Express x8 Gen3 board, compliant with the PCI Express 3.0 specification. The Xtium2-CXP PX8 board achieves transfer rates up to 7.0Gbytes/sec. to host memory. Note that performance can be lower depending on PC and/or programmed configuration.

The Xtium2-CXP PX8 board occupies one PCI Express x8 Gen3 expansion slot and one chassis opening.

Important:

- To obtain the maximum transfer rate to host memory, make sure the Xtium2-CXP PX8 is in a computer with a Gen3 slot. The board will work in a Gen1 or Gen2 slot, but only with a quarter or half the possible transfer performance respectively.
- The system motherboard BIOS should allow setting the PCIe maximum payload size to 256 or higher. Systems with fixed settings of 128 will limit performance for transfers to host memory.
- If the computer only has a PCI Express x16 slot, test directly (use the supplied <u>diagnostic tool</u>) or review the computer documentation to know if the Xtium2-CXP PX8 is supported. Computer motherboards may only support x16 graphic video board products in x16 slots.

Advanced Controls Overview

Visual Indicators

Xtium2-CXP PX8 features up to 5 LED indicators to facilitate system installation and setup (see <u>Status LEDs Functional Descriptions</u>). These indicators provide visual feedback on the board status and camera status.

External Event Synchronization

Trigger inputs and strobe signals precisely synchronize image captures with external events.

CoaXPress Communication Port

One Sapera LT Acquisition Device per camera input provides access to the CoaXPress camera configuration via the board device driver. The communication port presents a seamless interface to access GenICam camera features.

Quadrature Shaft Encoder

An important feature for web scanning applications, the Quadrature Shaft Encoder inputs allow synchronized line captures from external web encoders (see <u>J7- I/O Connector or Cable assemblies for I/O connector J8</u>). The Xtium2-CXP PX8 provides a TTL or RS-422 input (mutually exclusive) that supports a maximum 5 MHz tick rate.

Development Software Overview

Sapera++ LT Library

Sapera++ LT is a powerful development library for image acquisition and control. Sapera++ LT provides a single API across all current and future Teledyne DALSA hardware. Sapera++ LT delivers a comprehensive feature set including program portability, versatile camera controls, flexible display functionality and management, plus easy to use application development wizards. Applications are developed using either C++ or .NET frameworks.

Sapera++ LT comes bundled with CamExpert, an easy to use camera configuration utility to create new, or modify existing camera configuration files.

Sapera Processing Library

Sapera Processing is a comprehensive set of C++ classes or .NET classes for image processing and analysis. Sapera Processing offers highly optimized tools for image processing, blob analysis, search (pattern recognition), OCR and barcode decoding.


About CoaXPress

CoaXPress (CXP) is an asymmetric high-speed point-to-point serial communication standard for the transmission of video and still images, scalable over single or multiple coaxial cables. It supports cable speeds of up to 12.5 Gbps for video, images and data, plus a lower speed uplink up to 40 Mbps for communications and control. Power is also available over the cable ("Power-over-Coax") and cable lengths of greater than 100m may be achieved.

The CoaXPress standard is hosted by the Japanese Industrial Imaging Association (JIIA) and has working groups from companies around the world.

Quick Start Setup & Installation


The following procedure outlines the basic steps required to install the Teledyne DALSA Xtium2-CXP PX8. For complete installation details and information see Installing Xtium2-CXP PX8.



TELEDYNE DALSA

4


To complete the installation, update the Xtium2-CXP PX8 firmware when prompted (see <u>Xtium2-CXP PX8 Firmware Loader</u>); select Automatic to update the firmware (default configuration) or select Manual to choose an alternate configuration.




Reboot when all software and board drivers are installed.

5

Launch <u>Sapera LT CamExpert</u> to verify the installation; the board should be present in the list of available devices.




Connect camera to the board Camera CXP input connector. Ensure camera is properly powered.





When CamExpert detects a camera (as per the CXP device discovery protocol), camera parameters are displayed along with the board parameters.




When properly connected, the video status bar displays camera signals in green.

Video status: CXP-12 x 4 Lane 1 Lock Lane 2 Lock Lane 3 Lock Lane 4 Lock Frame Valid Line Valid




Click Grab to acquire a test image to validate the setup.





Modify the board and camera parameters as necessary. When completed, save the camera configuration file.



The Xtium2-CXP PX8 can be configured using the parameter settings in this file when using the Sapera LT API in your application to acquire images

Installing Xtium2-CXP PX8

Warning! (Grounding Instructions)

Static electricity can damage electronic components. Please discharge any static electrical charge by touching a grounded surface, such as the metal computer chassis, before performing any hardware installation. If you do not feel comfortable performing the installation, please consult a qualified computer technician.



Important: Never remove or install any hardware component with the computer power on. Disconnect the power cord from the computer to disable the power standby mode. This prevents the case where some computers unexpectedly power up when a board is installed.

Installation Overview

The installation sequence is as follows:

- Install the board hardware into an available PCI Express x8 Gen3 slot.
- Turn on the computer.
- Install the Sapera LT Development Library or only its 'runtime library'.
- Install the Xtium2-CXP PX8 Sapera board driver.
- Update the board firmware if required.
- · Reboot the computer.
- Connect a CXP camera and test.

Hardware Installation

- Turn the computer off, disconnect the power cord (disables power standby mode), and open the computer chassis to allow access to the expansion slot area.
- Install the Xtium2-CXP PX8 into a free PCI Express x8 Gen3 expansion slot. Note that some computer's x16 slot may support boards such as the Xtium2-CXP PX8, not just display adapters.
- Connect a spare power supply connector to J10 for PoCXP cameras (<u>J10: Power Connector</u>).
 See <u>Power Cable Assembly OR-YXCC-PWRY00</u> for information about an adapter for older computers.
- Close the computer chassis and turn the computer on.
- Log into Windows with an administrator account.
- <u>Connect a CXP camera</u> to the C1, C2, C3 and C4 camera connectors after installing Sapera as described below. Test with <u>Camexpert</u>.

Multi-board Sync & I/O Setup

• For multi-board sync applications, see <u>J9: Multi-Board Sync / Bi-directional General I/Os</u> for information on using two to four Xtium2-CXP boards in one computer.

Sapera LT Library & Xtium2-CXP PX8 Driver Installation

Sapera LT SDK (full version), the image acquisition and control SDK for Teledyne DALSA cameras and frame grabbers is available for download from the Teledyne DALSA website:

http://teledynedalsa.com/imaging/support/downloads/sdks/

Run-time versions are also available for download at this location.



Software Development Kits

Access to certain drivers and SDK updates are restricted to Teledyne DALSA customers that have registered their development package (SDK). If you have not yet done so, please register your software before proceeding.

Description	Version	Release Date
Sapera LT SDK (full version) - Free Download	8.30	05/19/2017



The Sapera LT SDK installation includes compiled demo and example programs, along with project source code, in both C++ and .NET languages, for most Microsoft Visual Studio development platforms. The Sapera LT ++ and Sapera LT .NET demo source code are found in the Sapera\Demos directory.

Teledyne DALSA Device Drivers

All Teledyne DALSA device drivers are available for download from the Teledyne DALSA website:

https://www.teledynedalsa.com/imaging/support/downloads/drivers/

Installation Procedure

- Sapera LT is installed <u>before</u> Teledyne DALSA board drivers.
- Download the Sapera LT SDK from the Teledyne DALSA website and run the executable file; the installation menu is presented.
- The installation program may prompt to reboot the computer. It is not necessary to reboot the computer between the installation of Sapera LT and the board driver.
- Download the Xtium2-CXP PX8 device driver from the Teledyne DALSA website and run the executable file; the installation menu is presented.
- During the late stages of the installation, the Xtium2-CXP PX8 firmware loader application starts. This is described in detail in the following section.
- Reboot once all the software and board drivers are installed.



If Windows displays any unexpected message concerning the board, power off the system and verify the Xtium2-CXP PX8 is installed in the slot properly. You should also note the board's status LED color and compare it to the defined LED states as described in <u>S: Bootup/PCle Status LED</u>.

Refer to Sapera LT User's Manual for additional details about Sapera LT.

Xtium2-CXP PX8 Firmware Loader

The Device Manager-Firmware Loader program automatically executes at the end of the driver installation and on every subsequent reboot of the computer. It will determine if the Xtium2-CXP PX8 requires a firmware update. If firmware is required, a dialog displays. This dialog also allows the user to load alternative firmware if available for the Xtium2-CXP PX8.

Note: Administrator rights are required to update the device information and/or firmware.



Important: In the rare case of firmware loader errors please see Recovering from a Firmware Update Error.

Firmware Update: Automatic Mode

Click **Automatic** to update the Xtium2-CXP PX8 firmware. The **Xtium2-CXP PX8** supports various firmware configurations where the default can acquire from a 1, 2 or 4 lane CXP camera.

See <u>User Programmable Configurations</u> for details on all supported modes, selected via a manual update of alternative firmware.

With multiple Xtium2-CXP PX8 boards in the system, all are updated with new firmware. If any installed Xtium2-CXP PX8 board installed in a system already has the correct firmware version, an update is not required. In the following screen shot, a single Xtium2-CXP PX8 board is installed and ready for a firmware upgrade.




Figure 1: Automatic Firmware Update

Firmware Update: Manual Mode

Select **Manual** mode to load firmware other than the default version or when, in the case of multiple Xtium2-CXP PX8 boards in the same system, if each requires different firmware.

The following figure shows the Device Manager manual firmware screen. Displayed is information on all installed Xtium2-CXP PX8 boards, their serial numbers, and their firmware components.

Do a manual firmware update as follows:

- Select the Xtium2-CXP PX8 to update via the board selection box (if there are multiple boards in the system).
- From the Configuration field drop menu, select the firmware version required (typical required or offered to support different CXP cameras).
- Click on the Start Update button.




Figure 2: Manual Firmware Update

- Observe the firmware update progress in the message output window.
- Close the Device manager program when the device reset complete message is shown.

Executing the Firmware Loader from the Start Menu

If required, the Xtium2-CXP PX8 Firmware Loader program is executed via the Windows Start Menu shortcut: **Start • Programs • Teledyne DALSA • Xtium2-CXP PX8 • Firmware Update**. A firmware change after installation would be required to select a different configuration mode. See <u>User Programmable Configurations</u>.




Figure 3: Start Menu Firmware Update Shortcut

Requirements for a Silent Install

Both Sapera LT and the Xtium2-CXP PX8 driver installations share the same installer technology. When the installations of Teledyne DALSA products are embedded within a third party's product installation, the mode can either have user interaction or be completely silent. The following installation mode descriptions apply to both Sapera and the hardware driver.



Note: You must reboot after the installation of Sapera LT. However, to streamline the installation process, Sapera LT can be installed without rebooting before installing the board device drivers. The installations then complete with a single final system reboot.

Perform Teledyne DALSA embedded installations in either of these two ways:

Normal Mode

The default mode is interactive. This is identical to running the setup.exe program manually from Windows (either run from Windows Explorer or the Windows command line).

Silent Mode

This mode requires no user interaction. A preconfigured "response" file provides the user input. The installer displays nothing.

Silent Mode Installation

A Silent Mode installation is recommended when integrating Teledyne DALSA products into your software installation. The silent installation mode allows the device driver installation to proceed without the need for mouse clicks or other input from a user.

Preparing a Silent Mode Installation requires two steps:

- Prepare the response file, which emulates a user.
- Invoke the device driver installer with command options to use the prepared response file.

Creating a Response File

Create the installer response file by performing a device driver installation with a command line switch "-r". The response file is automatically named **setup.iss** and is saved in the \windows folder. If a specific directory is desired, the switch -f1 is used.

As an example, to save a response file in the same directory as the installation executable of the Xtium2-CXP PX8, the command line would be:

Xtium2-CXP_PX8_1.00.00.0000 -r -f1".\setup.iss"

Running a Silent Mode Installation

A device driver silent installation, whether done alone or within a larger software installation requires the device driver executable and the generated response file **setup.iss**.

Execute the device driver installer with the following command line:

Xtium2-CXP PX8 1.00.00.0000 -s -f1".\setup.iss"

Where the **-s** switch specifies the silent mode and the **-f1** switch specifies the location of the response file. In this example, the switch **-f1**".\setup.iss" specifies that the **setup.iss** file be in the same folder as the device driver installer.



Note: On Windows 7, 8, and 10, the Windows Security dialog box will appear unless one has already notified Windows to 'Always trust software from "Teledyne DALSA Inc." during a previous installation of a driver.

Silent Mode Uninstall

Similar to a silent installation, a response file must be prepared first as follows.

Creating a Response File

The installer response file is created by performing a device driver un-installation with a command line switch "-r". The response file is automatically named **setup_uninstall.iss** which is saved in the \windows folder. If a specific directory is desired, the switch "-f1" is used.

As an example, to save a response file in the same directory as the installation executable of the Xtium2-CXP PX8, the command line would be:

Xtium2-CXP_PX8_1.00.00.0000 -r -f1".\setup_uninstall.iss"

Running a Silent Mode Uninstall

Similar to the device driver silent mode installation, the un-installation requires the device driver executable and the generated response file **setup.iss**.

Execute the device driver installer with the following command line:

Xtium2-CXP PX8 1.00.00.0000 -s -f1".\setup uninstall.iss"

Where the **-s** switch specifies the silent mode and the **-f1** switch specifies the location of the response file. In this example, the switch **-f1**".\setup_uninstall.iss" specifies that the **setup uninstall.iss** file be in the same folder as the device driver installer.

Silent Mode Installation Return Code

A silent mode installation creates a file "corinstall.ini" in the Windows directory. A section called [SetupResult] contains the 'status' of the installation. A value of **1** indicates that the installation has started and a value of **2** indicates that the installation has terminated.

A silent mode installation also creates a log file "setup.log" which by default is created in the same directory and with the same name (except for the extension) as the response file. The /f2 option enables you to specify an alternative log file location and file name, as in Setup.exe /s /f2"C:\Setup.log".

The "setup.log" file contains three sections. The first section, [InstallShield Silent], identifies the version of InstallShield used in the silent installation. It also identifies the file as a log file. The second section, [Application], identifies the installed application name, version, and the company name. The third section, [ResponseResult], contains the 'ResultCode' indicating whether the silent installation succeeded. A value of **0** means the installation was successful.

Installation Setup with CorAppLauncher.exe

The installation setup can be run with the CorAppLauncher.exe tool provided with the driver.

- Install the board driver and get CorAppLauncher.exe from the \bin directory of the installation.
- When running the installation, CorAppLauncher.exe will return only when the installation is finished
- When run from within a batch file, obtain the installation exit code from the ERRORLEVEL value.
- The arguments to CorAppLauncher.exe are
 - -I: Launch application
 - -f: Application to launch. Specify a fully qualified path.

As an example:

- CorAppLauncher –I –f"c:\driver_install\Xtium2-CXP_PX8_1.00.00.0000.exe"
- IF %ERRORLEVEL% NEQ 0 goto launch error

Note: There is a 32-bit and 64-bit version of CorAppLauncher.exe. When installing the driver, only the version related to the OS is installed. However, the 32-bit version is usable on either 32-bit or 64-bit Windows.

Custom Driver Installation using install.ini

Customize the driver installation by parameters defined in the file "install.ini". By using this file, the user can:

- Select the user default configuration.
- Select different configurations for systems with multiple boards.
- Assign a standard Serial COM port to board.

Creating the install.ini File

- Install the driver in the target computer. All Xtium2-CXP PX8 boards required in the system must be installed.
- Configure each board's acquisition firmware using the Teledyne DALSA Device Manager tool (see <u>Device Manager Board Viewer</u>).
- When each board setup is complete, using the Teledyne DALSA Device Manager tool, click on the **Save Config File** button. This will create the "install.ini" file.




Figure 4: Create an install.ini File

Run the Installation using install.ini

Copy the install.ini file into the same directory as the setup installation file. Run the setup installation as normal. The installation will automatically check for an install.ini file and if found, use the configuration defined in it.

Upgrading Sapera or Board Driver

When installing a new version of Sapera or a Teledyne DALSA acquisition board driver in a computer with a previous installation, the current version **must** be un-installed first. Described below are two upgrade situations. Note that if the board is installed in a different slot, the new hardware wizard opens. Answer as instructed in the section <u>Hardware Installation</u>.

Board Driver Upgrade Only

Minor upgrades to acquisition board drivers are distributed as ZIP files available in the Teledyne DALSA web site www.teledynedalsa.com/mv/support. Board driver revisions are also available on the next release of the Sapera Essential CD-ROM.

Often minor board driver upgrades do not require a new revision of Sapera. To confirm that the current Sapera version will work with the new board driver:

- Check the new board driver ReadMe file before installing, for information on the minimum Sapera version required.
- If the ReadMe file does not specify the Sapera version required, contact Teledyne DALSA Technical Support (see <u>Technical Support</u>).

To upgrade the board driver only:

- Logon the computer as an administrator or with an account that has administrator privileges.
- In **Windows 10**, just type Control Panel while in the start screen, or click the arrow in the lower left side to bring up the all applications window. Select Programs and Features, then double-click the Teledyne DALSA Xtium2 board driver and click **Remove**.
- Install the new board driver. Run Setup.exe if installing manually from a downloaded driver file.
- If the new driver is on a Sapera Essential CDROM follow the installation procedure described in Sapera LT Library & Xtium2-CXP PX8 Driver Installation.
- Important: You cannot install a Teledyne DALSA board driver without Sapera LT installed on the computer.

Upgrading both Sapera and Board Driver

When upgrading both Sapera and the acquisition board driver, follow the procedure described below.

- Logon the computer as an administrator or with an account that has administrator privileges.
- In Windows 7, from the start menu select Start Settings Control Panel Programs and Features. Double-click the Teledyne DALSA Xtium2 board driver and click Remove. Follow by also removing the older version of Sapera LT.
- In Windows 8 & Windows 10, just type Control Panel while in the start screen, or click the arrow in the lower left side to bring up the all applications window. Select Programs and Features, then double-click the Teledyne DALSA Xtium2 board driver and click **Remove**. Follow by also removing the older version of Sapera LT.
- Reboot the computer and logon the computer as an administrator again.
- Install the new versions of Sapera and the board driver as if this was a first time installation. See <u>Sapera LT Library & Xtium2-CXP PX8 Driver Installation</u> for installation procedures.

Preserving Board Parameters during Driver Upgrade

User defined parameter settings for previously installed boards can be preserved when upgrading a device driver by using an *install.ini* file as described in <u>Custom Driver Installation using install.ini</u>. Clicking **Automatic** on the Device Manager Start-up dialog will apply the settings specified in the *install.ini* file.

To verify the settings specified in the *install.ini* file, click **Manual**; differences between the current device settings are shown in **green** in both the Device Info and Device Update tabs.




Figure 5: Device Manager Parameter Setting Differences

Upgrading without an *install.ini* file requires selecting **Manual** update on the Device Manager Start-up dialog and setting the required parameters manually.



Note: Without an *install.ini*, *c*onfiguration information is not preserved and is always set to factory default.

Preserving Board Parameters during Board Replacement or System Cloning

When replacing a board in a system or cloning a system configuration using a harddrive image, if the previous device parameter settings differ from the factory default driver settings it is indicated as "User Defined" or "Manual Configuration" in the Teledyne DALSA Device Manager start-up dialog under the Device Info column. User-defined settings are specific to the PCI Express slot on the system.




Figure 6: Firmware Update Status

To preserve the user defined parameter settings, select "Manual" and proceed with the update; differences between the current settings are shown in green in both the Device Info and Device Update tabs.

For systems with mulitple boards, if boards use different firmware configurations, disable the **Same Firmware For All Devices** option (otherwise the configuration specified for the first board according to slot position is applied to all boards in the system).




Figure 7: Same Firmware For All Devices Checkbox

Displaying Xtium2-CXP PX8 Board Information

The Device Manager program also displays information about the Xtium2-CXP PX8 boards installed in the system. To view board information run the program via the Windows Start Menu shortcut Start • Programs • Teledyne DALSA • Xtium2-CXP PX8 • Device Manager.

Device Manager - Board Viewer

The following screen image shows the Device Manager program with the Information/Firmware tab active. The left window displays all Teledyne DALSA boards in the system and their individual device components. The right window displays the information stored in the selected board device. This example screen shows the Xtium2-CXP PX8 board information.

Generate the Xtium2-CXP PX8 device manager report file (BoardInfo.txt) by clicking **File • Save Device Info**. Teledyne DALSA Technical Support may request this report to aid in troubleshooting installation or operational problems.




Figure 8: Board Information via Device Manager

Information Field Description

Field	Description
Serial Number	[Read-Only]: Serial Number of the board
Hardware ID	[Read-Only]: This field identifies future hardware changes affecting the operation of the board. Currently there are no such changes.
Hardware Configuration	[Read-Only]: This field states the presence or absence of optional components. Possible values are:
	• 0x00000000000001
	Bit 0: Both Shaft Encoder RS-422 and TTL input is supported.
Video Lanes	[Read-Only]: Indicates the maximum number of video lanes supported by the board. 1CH/OR-A8X0-XPX10: 1 2CH/OR-A8X0-XPX20: 2 4CH/OR-A8X0-XPX40: 4
User Interface Outputs	[Read-Only]: Number of available user interface outputs on the board. For this board, the value is 8.
P/N	[Read-Only]: Indicates the part number of the board. OR-A8X0-XPX10: 1CH board OR-A8X0-XPX20: 2CH board OR-A8X0-XPX40: 4CH board
P/N Revision	[Read-Only]: Indicates the revision of the part number.
User Data	[Read/Write]: This is a 64-byte general-purpose user storage area. For information on how to read/write this field at the application level, contact Teledyne DALSA Technical Support.
User Interface GIOs Reservation	[Read/Write]: Use this field to reserve User Interface GIOs for use by the acquisition module. By default, boards are shipped with User Interface General Inputs 1 & 2 reserved for External Triggers and User Interface General Output 1 reserved for Strobe Output. Click on the 'Value' field to open the dialog box show below. Disable any GIO reservations that are not required. Click the OK button to update the value field. User Interface GIOs Reservation Field External Trigger Input #1 External Trigger Input #3 External Trigger Input #3 Strobe Output #2 Strobe Output #2 Strobe Output #3 Strobe Output #3 Strobe Output #4


User Interface GIOs Default [Read/Write]: Use this field to select the default input level of the User Interface GIOs. By default, boards are shipped with inputs set for 24V Input Level signaling. Note that the input level can also be modified at the application level. Click on the 'Value' field to open the drop selection shown below. Select the input signal level-detection required. User Interface GIOs Default Input Level TTL Open Interface GIOs Reservation 12V User Interface GIOs Default Output State 24 RS422 Acquisition Start/Stop Mode [Read/Write]: Use this field to reserve Open Interface GIOs for use by the Open Interface GIOs Reservation acquisition module. To specify the open interface GIO reservations, click on the 'Value' field. Disable any GIO reservations that are not required. Click OK to update the value field. Open Interface GIOs Reservation Field ☑ Board Sync #1 ☑ Board Sync #2 F Cancel By default, boards are shipped with Open Interface GIOs 1 & 2 reserved for Board Sync 1 & User Interface GIOs Default [Read/Write]: Use this field to select the default Output State of the User **Output State** Interface GIOs. Click on the 'Value' field to select the output state required. User Interface GIOs Default Output State High Impedance High Impedance Acquisition Start/Stop Mode low Stream Packet Size Maximum High By default, boards are shipped with User Interface General Outputs set to High Impedance. Note that the output state can also be modified at the application level.

Acquisition Start/Stop Mode	[Read/Write]: Use this field to indicate if frame grabber driver will automatically call the AcquisitionStart/AcquisitionStop camera feature upon connecting/disconnecting the transfer respectively. Click on the 'Value' field to open the dialog box show below.	
	Acquisition Start/Stop Mode	Automatic 🔻
	Stream Packet Size Maximum	Automatic Manual
	By default, boards are shipped with this option set to 'Automatic'.	
Stream Packet Size Maximum	[Read/Write]: Use this field to indicate the maximum stream packet size the frame grabber will allow. A higher value will reduce the overhead of sending video data and can avoid overflow of data. Click on the 'Value' field to open the dialog box show below. By default, boards are shipped with this option set to '8K'.	
	Stream Packet Size Maximum	1K


Changing Device Settings

When device settings are changed, the board must be programmed and reset to effect the changes.

If board programming is required, the Program button is displayed in green; click the button to start programming.



When programming is complete, the Reset button is displayed in green, click the button to reset the board.



Device Information Report

Teledyne DALSA Technical Support may request device information report to aid in troubleshooting installation or operational problems. Generate the Xtium2-CL MX4 device manager report file (BoardInfo.txt) by clicking **File • Save Device Info**.



Figure 9: Device Manager File Menu save Device Info Command

Configuring Sapera

The Sapera configuration program (Start • Programs • Teledyne DALSA • Sapera LT • Sapera Configuration) allows the user to see all available Sapera servers for the installed Sapera-compatible boards. The **System** entry represents the system server. It corresponds to the host machine (your computer) and is the only server that should always be present.

Increasing Contiguous Memory for Sapera Resources

The **Contiguous Memory** section lets the user specify the total amount of contiguous memory (a block of physical memory, occupying consecutive addresses) reserved for the resources needed for **Sapera buffers** allocation and **Sapera messaging**. For both items, the **Requested** value dialog box shows the 'CorMem' driver default memory setting while the **Allocated** value displays the amount of contiguous memory allocated successfully. The default values will generally satisfy the needs of most applications.

The **Buffers Allocation (Legacy) and (64-bit)** value determines the total amount of contiguous memory reserved at boot time for the allocation of dynamic resources used for frame buffer management such as scatter-gather list, DMA descriptor tables plus other kernel needs. We recommend using the **64-bit** choice for the Xtium2-CXP PX8 in order to reserve this memory anywhere in PC memory and not just limited to the 1st 4GB of physical memory as would be the case using the **Legacy** one. Adjust this value higher if your application generates any out-of-memory error while allocating host frame buffers or when connecting the buffers via a transfer object. You can approximate the worst-case scenario amount of contiguous memory required as follows:

- Calculate the total amount of host memory used for one frame buffer [number of pixels per line number of lines (2 if buffer is 10/12/14 or 16 bits)].
- Provide 200 bytes per frame buffer for Sapera buffer resources.
- Provide 64 bytes per frame buffer for metadata. Memory for this data is reserved in chunks of 64kB blocks.
- Provide 48 bytes per frame buffer for buffer management. Memory for this data is reserved in chunks of 64kB blocks.
- For each frame buffer DMA table, allocate 24 bytes + 8 bytes for each 4kB of buffer. For example, for a 120x50x8 image: 120x50 = 6000 = 1.46 4kB blocks -> roundup to 2 4kB blocks. Therefore 24 bytes + (2 * 8 bytes) = 40 bytes for DMA tables per frame buffer. Memory for this data is reserved in chunks of 64kB blocks. If vertical flipping is enabled, one must add 16 bytes per line per buffer. For example, for an image 4080x3072 image: 16 bytes * 3072 = 49152 bytes.



Note 1: Sapera LT reserves the 1st 5MB for its own resources, which includes the 200 bytes per frame buffer mentioned above.

Note 2: Starting with Sapera LT 8.40, contiguous memory can be allocated anywhere in PC memory using the 'Buffer Allocation (64-bit)' entry in Sapera Configuration Tool. The driver will use this memory 1st for frame buffer DMA tables.

- Test for any memory error when allocating host buffers. Simply use the Buffer menu of the Sapera Grab demo program (see <u>Grab Demo Overview</u>) to allocate the number of host buffers required for your acquisition source. Feel free to test the maximum limit of host buffers possible on your host system – the Sapera Grab demo will not crash when the requested number of host frame buffers is not allocated.
- The following calculation is an example of the amount of contiguous memory to reserve beyond 5MB with 80,000 buffers of 2048x1024x8:
 - a) (80000 * 64 bytes)
 - **b**) (80000 * 48 bytes)
 - c) (80000 * (24 + (((2048*1024)/4kB) * 8))) = 323MB
 - **d**) Total = a (rounded up to nearest 64kB) + b (rounded up to nearest 64kB) + c (rounded up to nearest 64kB).

Host Computer Frame Buffer Memory Limitations

When planning a Sapera application and its host frame buffers used, plus other Sapera memory resources, do not forget the Windows operating system memory needs.

A Sapera application using the preferred *scatter gather buffers* could consume most of the remaining system memory, with a large allocation of frame buffers. If using frame buffers allocated as a *single contiguous memory block*, Windows will limit the allocation dependent on the installed system memory. Use the Buffer menu of the Sapera Grab demo program to allocate host buffer memory until an error message signals the limit allowed by the operating system used.

Contiguous Memory for Sapera Messaging

The current value for **Sapera messaging** determines the total amount of contiguous memory reserved at boot time for messages allocation. This memory space stores arguments when a Sapera function is called. Increase this value if you are using functions with large arguments, such as arrays and experience any memory errors.

Troubleshooting Problems

Overview

The Xtium2-CXP PX8 (and the Xtium family of products) is tested by Teledyne DALSA in a variety of computers. Although unlikely, installation problems may occur due to the constant changing nature of computer equipment and operating systems. This section describes what the user can verify to determine the problem or the checks to make before contacting Teledyne DALSA Technical Support.

If you require help and need to contact Teledyne DALSA Technical Support, make detailed notes on your installation and/or test results for our technical support to review. See <u>Technical Support</u> for contact information.

Problem Type Summary

Xtium2-CXP PX8 problems are either installation types where the board hardware is not recognized on the PCIe bus (i.e. trained), or function errors due to camera connections or bandwidth issues. The following links jump to various topics in this troubleshooting section.

First Step: Check the Status LED

Status LED 'S' should be **BLUE** or flashing **BLUE** just after power up. If it remains flashing **RED**, the board firmware did not load correctly. Once the Windows driver is started, the status LED should be **GREEN** or flashing **GREEN**. If it remains **BLUE** or flashing **BLUE**, the board is still running from the safe mode load. This could indicate that the normal operating load from the flash memory is corrupted or not present.

CXP Link status is indicated by LEDs (L1, L2, L3 and L4). The status colors displayed follow industry specifications for CoaXPress.

The complete status LED descriptions are available in the technical reference section, (see <u>Status LEDs Functional Descriptions</u>).

Possible Installation Problems

- Hardware PCI bus conflict: When a new installation produces PCI bus error messages or the
 board driver does not install, it is important to verify that there are no conflicts with other PCI
 or system devices already installed. Use the Teledyne DALSA PCI Diagnostic tool as described in
 Checking for PCI Bus Conflicts. Also, verify the installation via the Windows Device Manager.
- **BSOD** (blue screen) following a board reset: After programming the board with different firmware, the computer displays the BSOD when the board is reset (see <u>BSOD</u> (blue screen) <u>Following a Board Reset</u>).
- Verify Sapera and Board drivers: If there are errors when running applications, confirm that
 all Sapera and board drivers are running. See <u>Sapera and Hardware Windows Drivers</u> for
 details. In addition, Teledyne DALSA technical support will ask for the log file of messages by
 Teledyne DALSA drivers. Follow the instructions describe in <u>Teledyne DALSA Log Viewer</u>.
- **Firmware update error:** There was an error during the Xtium2-CXP PX8 firmware update procedure. The user usually can easily correct this. Follow the instructions Recovering from a Firmware Update Error.
- Installation went well but the board does not work or stopped working. Review these steps described in Symptoms: CamExpert Detects no Boards.
- Using Windows 8/10 Fast Boot option: When adding, removing, or moving boards while the PC is shutdown with the Windows Fast Boot option activated, it is possible that the boards

are not mapped properly on the next reboot of the computer. The driver will detect such a situation and the Device Manager launched at startup will display a message indicating that a normal reboot is required.

Possible Functional Problems

- Driver Information: Use the Teledyne DALSA device manager program to view information about the installed Xtium2-CXP PX8 board and driver. See <u>Driver Information via the Device</u> <u>Manager Program</u>.
- On-Board Image Memory Requirements: The Xtium2-CXP PX8 on-board memory can
 provide two frame buffers large enough for most imaging situations. See <u>On-board Image</u>
 <u>Memory Requirements for Acquisitions</u> for details on the on board memory and possible
 limitations.

Sometimes the problem symptoms are not the result of an installation issue but due to other system issues. Review the sections described below for solutions to various Xtium2-CXP PX8 functional problems.

- Symptoms: Xtium2-CXP PX8 Does Not Grab
- Symptoms: Card grabs black
- Symptoms: Card acquisition bandwidth is less than expected

Troubleshooting Procedures

The following sections provide information and solutions to possible Xtium2-CXP PX8 installation and functional problems. The previous section of this manual summarizes these topics.

Diagnostic Tool Overview

The Xtium2-CXP PX8 Board Diagnostic Tool provides a quick method to see board status and health. It additionally provides live monitoring of FPGA temperature and voltages, which may help in identifying problems.

Diagnostic Tool Main Window

The main window provides a comprehensive view of the installed Xtium2 board. Toolbar buttons execute the board self-test function and open a FPGA live status window.

Important parameters include the PCI Express bus transfer supported by the host computer and the internal Xtium2 FPGA temperature. The bus transfer defines the maximum data rate possible in the computer, while an excessive FPGA temperature may explain erratic acquisitions due to poor computer ventilation.



Note: The Lane Stats for each camera are aggregated into the lane # detected as master. However 8b/10b error statistics are compiled for each lane independently.




Figure 10: Diagnostic Tool Main Window

Diagnostic Tool Self-Test Window

Click the Start button to initiate the board memory self-test sequence. A healthy board will pass all memory test patterns.




Figure 11: Diagnostic Tool Main Window

Camera Input Eye Diagram Monitor

Eye Diagrams allow the user to evaluate visibly the signal integrity between camera data lanes or between different cable sets. This tool does not provide specific measurements but will help to identify signal noise or jitter associated with bad cables or overly long cables.

The screen capture below shows a camera with four data lanes, where each digital signal is repetitively sampled and overlaid over itself, showing relative low-high transitions of the differential signal. The blue center area (eye surface) seems similar between each lane, typical for a good cable set.

The closure (collapse or horizontal shortening) of the eye surface would indicate problems such as poor signal to noise, high cable capacitance, multipath interference, among many possible digital transmission faults.




Figure 12: Eye Diagram

Diagnostic Tool Live Monitoring Window

The three FPGA parameters listed on the main window can also be monitored in real time. Choosing a parameter puts that graph at the top where the user can select the time unit and time range. Clicking the Output button will open a window displaying any error messages associated with that parameter.



Figure 13: Diagnostic Tool Live Monitoring Window

Checking for PCI Bus Conflicts

One of the first items to check when there is a problem with any PCI board is to examine the system PCI configuration and ensure that there are no conflicts with other PCI or system devices. The *PCI Diagnostic* program (**cpcidiag.exe**) allows examination of the PCI configuration registers and can save this information to a text file. Run the program via the Windows Start Menu shortcut **Start • Programs • Teledyne DALSA • Sapera LT • Tools • PCI Diagnostics**.

As shown in the following screen image, use the first drop menu to select the PCI device to examine. Select the device from Teledyne DALSA. Note the bus and slot number of the installed board (this will be unique for each system unless systems are setup identically). Click on the **Diagnostic** button to view an analysis of the system PCI configuration space.




Figure 14: PCI Diagnostic Program

Clicking on the **Diagnostic** button opens a new window with the diagnostic report. From the PCI Bus Number drop menu, select the bus number that the Xtium2-CXP PX8 is installed in—in this example, the slot is bus 4.

The window now shows the I/O and memory ranges used by each device on the selected PCI bus. The information display box will detail any PCI conflicts. If there is a problem, click on the **Save** button. A file named 'pcidiag.txt' is created (in the Sapera\bin directory) with a dump of the PCI configuration registers. Email this file when requested by the Teledyne DALSA Technical Support group along with a full description of your computer.




Figure 15: PCI Diagnostic Program - PCI bus info

Windows Device Manager

An alternative method to confirm the installation of the Xtium2-CXP PX8 board and driver is to use the Windows Device manager tool. Use the Start Menu shortcut **Start • Control Panel • System • Device Manager**. As shown in the following screen images, look for *Xtium2-CXP PX8* board under "Imaging Devices". Double-click and look at the device status. You should see "This device is working properly." Go to "Resources" tab and make certain that the device has an interrupt assigned to it, without conflicts.




Figure 16: Using Windows Device Manager

BSOD (blue screen) Following a Board Reset

There are cases where a PC will falsely report a hardware malfunction when the Xtium2-CXP PX8 board is reset. Ensure that you are using Sapera LT 7.50 or later.

Sapera and Hardware Windows Drivers

Any problem seen after installation, such as an error message running CamExpert, first make certain the appropriate Teledyne DALSA drivers have started successfully during the boot sequence. Example, click on the **Start • Programs • Accessories • System Tools • System Information • Software Environment** and click on **System Drivers**. Make certain the following drivers have started for the **Xtium2-CXP PX8**.

Table 4: Xtium2-CXP PX8 Device Drivers

Device	Description	Туре	Started
CorXtium2CXPPX8	Xtium2-CXP PX8 messaging	Kernel Driver	Yes
CorLog	Sapera Log viewer	Kernel Driver	Yes
CorMem	Sapera Memory manager	Kernel Driver	Yes
CorPci	Sapera PCI configuration	Kernel Driver	Yes
CorSerial	Sapera Serial Port manager	Kernel Driver	Yes

Teledyne DALSA Technical Support may request that you check the status of these drivers as part of the troubleshooting process.

Recovering from a Firmware Update Error

This procedure is required if any failure occurred while updating the Xtium2-CXP PX8 firmware on installation or during a manual firmware upgrade. If on the case the board has corrupted firmware, any Sapera application such as CamExpert or the grab demo program will not find an installed board to control.

Possible reasons for firmware loading errors or corruption are:

- Computer system mains power failure or deep brown-out
- PCI bus or checksum errors
- PCI bus timeout conditions due to other devices
- User forcing a partial firmware upload using an invalid firmware source file

When the Xtium2-CXP PX8 firmware is corrupted, the board will automatically run from the Safe load after a PC reset.

Solution: Update the board using the standard method described in section <u>Firmware Update</u>: Automatic Mode.

Driver Information via the Device Manager Program

The Device Manager program provides a convenient method of collecting information about the installed Xtium2-CXP PX8. System information such as operating system, computer CPU, system memory, PCI configuration space, plus Xtium2-CXP PX8 firmware information is displayed or written to a text file (default file name – BoardInfo.txt). Note that this program also manually uploads firmware to the Xtium2-CXP PX8 (described elsewhere in this manual).

Execute the program via the Windows Start Menu shortcut

Start • Programs • Teledyne DALSA • Xtium2-CXP PX8 • Device Manager.

If the Device Manager Program does not run, it will exit with a board was not found message. Possible reasons for an error are:

- Board is not in the computer
- Board driver did not start or was terminated
- PCI conflict after some other device was installed

Information Window

The following figure shows the Device Manager Information screen. Click to highlight one of the board components and its information shows in the right hand window, as described below.




Figure 17: Board Firmware Version

- Select Information to display identification and information stored in the Xtium2-CXP PX8 firmware.
- Select **Firmware** to display version information for the firmware components.
- Select one of the firmware components to load *custom* firmware when supplied by Teledyne DALSA engineering for a future feature.
- Click on **File Save Device Info** to save all information to a text file. Email this file when requested by Technical Support.

Teledyne DALSA Log Viewer

The third step in the verification process is to save in a text file the information collected by the Log Viewer program. Run the program via the Windows Start Menu shortcut

Start • Programs • Teledyne DALSA • Sapera LT • Tools • Log Viewer.

The Log Viewer lists information about the installed Teledyne DALSA drivers. Click on File • Save and you will be prompted for a text file name to save the Log Viewer contents. Email this text file to Teledyne DALSA Technical Support when requested or as part of your initial contact email.

On-board Image Memory Requirements for Acquisitions

The Xtium2-CXP PX8 by default will allocate the maximum number of buffers that can fit in on-board memory based on the size of the acquired image before cropping, to a maximum of 65535 buffers.



Note: Applications can change the default number of on-board frame buffers using the Sapera LT API.

Usually two buffers will ensure that the acquired video frame is complete and not corrupted in cases where the image transfer to host system memory may be interrupted and delayed by other host system processes. That is, there is no interruption to the image acquisition of one buffer by any delays in transfer of the other buffer (which contains the previously acquired video frame) to system memory.

If allocation for the requested number of buffers fails, the driver will reduce the number of on-board frame buffers requested until they can all fit. If there is not enough memory for 2 on-board buffers, the driver will reduce the size such that it allocates two partial buffers. This mode is dependent on reading out the image data to the host computer faster than the incoming acquisition.

The maximum number of buffers that can fit in on-board memory can be calculated as follows: (Total On-Board memory / (Buffer Size in Bytes + 256 Bytes used to store the DMA)).



Note: When using multi-camera configurations, the total on-board memory is divided evenly between the different inputs.

For example, assuming 1GB of on-board memory and acquiring 1024 x 1024 x 8 bit images, the number of on-board buffers would be:

 $1024 \text{ MB} / [(1024 \times 1024) + 256] = 1023.75 = > 1023 \text{ on-board buffers}.$

Symptoms: CamExpert Detects no Boards

When starting CamExpert, with no Teledyne DALSA board detected, CamExpert will start in
offline mode. There is no error message and CamExpert is functional for creating or
modifying a camera configuration file. If CamExpert should have detected an installed board
frame grabber, troubleshoot the installation problem as described below.

Troubleshooting Procedure

When CamExpert detects no installed Teledyne DALSA board, there could be a hardware problem, a system bus problem, a kernel driver problem, or a software installation problem.

- Make certain that the card is properly seated in PCIe slot.
- Perform all installation checks described in this section before contacting Technical Support.
- Try the board in a different PCIe slot if available.

Symptoms: Xtium2-CXP PX8 Does Not Grab

Sapera CamExpert does start but you do not see an image and the frame rate displayed is '0'.

- Verify the camera has power.
- Verify the Camera CXP cable(s) is(are) connected to the camera.
- Verify the camera and timing parameters with the camera in free run mode.
- Verify you can grab with the camera in free run mode.
- Make certain that you provide an external trigger if the camera configuration file requires one. Use the software trigger feature of CamExpert if you do not have a trigger source.
- Make certain that the camera configuration is the required mode. This must match the camera configuration file. Refer to your camera datasheet.
- Try to snap one frame instead of continuous grab.
- Perform all installation checks described in this section before contacting Technical Support.

Symptoms: Card grabs black

You are able to use Sapera CamExpert, the displayed frame rate is as expected, but the display is always black.

- Set your camera to manual exposure mode and set the exposure to a longer period, plus open the lens iris.
- Try to snap one frame instead of continuous grab.
- Make certain that the input LUT is not programmed to output all '0's.
- A PCIe transfer issue sometimes causes this problem. No PCIe transfer takes place, so the frame rate is above 0 but nevertheless no image is displayed in CamExpert.
- Make certain that BUS MASTER bit in the PCIe configuration space is activated. Look in PCI Diagnostics for BM button under "Command" group. Make certain that the BM button is activated.




Figure 18: PCI Diagnostic Tool

• Perform all installation checks described in this section before contacting Technical Support.

Symptoms: Card acquisition bandwidth is less than expected

The Xtium2-CXP PX8 acquisition bandwidth is less than expected.

- Review the system for problems or conflicts with other expansion boards or drivers.
- Remove other PCI Express, PCI-32 or PCI-64 boards and check acquisition bandwidth again.
 Engineering has seen this case where other PCI boards in some systems cause limitations in transfers. Each system, with its combination of system motherboard and PCI boards, will be unique and must be tested for bandwidth limitations affecting the imaging application.
- Is the Xtium2-CXP PX8 installed in a PCI Express x16 slot?
 Note that some computer's x16 slot may only support non x16 boards at x1 or not at all.
 Check the computer documentation or test an Xtium2-CXP PX8 installation. The speed at which the board is running can be viewed using the Diagnostic Tool provided with the driver.
- Is the Xtium2-CXP PX8 installed in a PCI Express Gen1 slot?
 Some older computers only have PCIe Gen1 slots. The Generation at which the board is running can be viewed using the <u>Diagnostic Tool</u> provided with the driver.
- Is the PCI maximum payload size smaller than 256 bytes?
 On some computers, this parameter can be changed in the PC's BIOS.

Symptoms: PoCXP does not power the camera

If the Xtium2-CXP PX8 does not power the camera, do the following:

- Ensure that a spare power supply connector from the PC power supply is connected to J10.
- If the camera is powered by means of multiple connectors, make sure all the necessary connections are made between the camera and the frame grabber.
- Ensure that Power-over-CXP (PoCXP) is enabled. CamExpert can be used to verify that the PoCXP parameter, available in the Basic Timing category, is set to Enable.




Figure 19: CamExpert PoCXP Parameter

If PoCXP is enabled in CamExpert, check that the Video status PoCXP of the respective connection is green.

Figure 20: CamExpert Video Status Bar

Over-current protection circuit is tripped

To identify this condition:

- Ensure a CXP camera is connected to the Xtium2-CXP board.
- Use CamExpert and verify that the PoCXP is enabled.

Verify the Video status PoCXP of the respective connection that requires power; a red status indicates a tripped state of the over-current protection circuit.

To confirm the tripped state, start SaperaLT Logviewer and search for a message similar to the following:

"ERR 2017/12/15 11:10:32:307 CorXtium2CXPPX8.SYS: smPoCXP[brd=0, poCxp=0]: 24V TRIP."

where:

brd: indicates the index of the CXP PX8 board in the system poCxp: indicates the index of the CXP connector

To clear the TRIP condition of the Xtium2-CXP PX8 over-current circuit:

- Open the SaperaLT Logviewer and clear its contents.
- Start CamExpert and set PoCXP to Disable, then change the setting to Enable. This resets the over-current protection circuit for the current acquisition module. If necessary, perform this procedure for any other cameras in this condition connected to the board.
- If over-current condition occurs, the PoCXP Video status remains red and the LogViewer displays a message similar to the one above; verify that the CXP connectors attached to the cables are in good condition. Use the following pictures as a guide.




Figure 21: Bad vs. Good CXP Connectors

CamExpert Quick Start

Interfacing CXP Cameras with CamExpert

CamExpert is the camera-interfacing tool for Teledyne DALSA frame grabber boards supported by the Sapera library. CamExpert generates the Sapera camera configuration file (yourcamera.ccf) based on timing and control parameters entered. For backward compatibility with previous versions of Sapera, CamExpert also reads and writes the *.cca and *.cvi camera parameter files.

Every Sapera demo program starts with a dialog window to select a camera configuration file. Even when using the Xtium2-CXP PX8 with common video signals, a camera file is required. Therefore, CamExpert is typically the first Sapera application run after an installation. Obviously existing .ccf files can be copied to any new board installations when similar cameras are used.

CamExpert Example with a Monochrome Camera

The image below shows CamExpert controlling the Xtium2-CXP PX8. In this example, the CXP camera has 4 data lanes connected.

When the camera is identified (as per the CXP device discovery protocol), the timing parameters are displayed. The user can test by clicking on the *Grab button*. Descriptions of the CamExpert sections follow the image.




Figure 22: CamExpert Program

CamExpert groups camera features into functional categories. The features shown depend on the frame grabber used and what camera is connected. The values are either the camera defaults or the last stored value when the camera was used. The general descriptions below are not specific to a particular camera.

- **Device Selector:** Two drop menus allow selection of which device and which saved configuration to use.
- **Device:** Select which acquisition device to control and configure a camera file. Required in cases where there are multiple boards in a system and when one board supports multiple acquisition types. Note in this example, the installed Xtium2-CXP PX8 has firmware to support a monochrome or color RGB CoaXPress camera.




Figure 23: CamExpert Device Tree

- **Configuration:** Select the timing for a specific camera model included with the Sapera installation or a standard video standard. The *User's* subsection is where user created camera files are stored.
- **Parameter Groups:** Select a function category and change parameter values as required. Descriptions for the camera parameters change dependent on the camera.
 - Basic Timing: Provides or change static camera parameters.
 - **Advanced Controls:** Advanced parameters used to select various integration methods, frame trigger type, Camera CXP controls, etc.
 - External Trigger: Parameters to configure the external trigger characteristics.
 - Image Buffer and ROI: Allows control of the host buffer dimension and format.
- **Display:** An important component of CamExpert is its live acquisition display window, which allows immediate verification of timing or control parameters without the need to run a separate acquisition program. **Grab** starts continuous acquisition (button then toggles to **Freeze** to stop). **Snap** is a single frame grab. **Trigger** is a software trigger to emulate an external source.
- Output Messages and Video Status Bar: Events and errors are logged for review. Camera connection status is displayed where green indicates connected signals present.

The CamExpert tool is described more fully in the Sapera Getting started and Sapera Introduction manuals.

CamExpert Demonstration and Test Tools

The CamExpert utility also includes a number of demonstration features, which make CamExpert the primary tool to configure, test and calibrate your camera and imaging setup. Display tools include, image pixel value readout, image zoom, and line profiler.

Functional tools include support for either hardware based or software Bayer filter camera decoding with auto white balance calibration.

Camera Types & Files

The Xtium2-CXP PX8 supports digital area scan or line scan cameras using the Camera CXP interface standard.

Camera Files Distributed with Sapera

The Sapera distribution includes camera files for a selection of Xtium2-CXP PX8 supported cameras. Using the Sapera CamExpert program, you may use the camera files (CCA) provided to generate a camera configuration file (CCF) that describes the desired camera and frame grabber configuration.

Teledyne DALSA continually updates a camera application library composed of application information and prepared camera files. Camera files are ASCII text, readable with Windows Notepad on any computer without having Sapera installed.

Overview of Sapera Acquisition Parameter Files (*.ccf or *.cca/*.cvi)

Concepts and Differences between the Parameter Files

There are two components to the legacy Sapera acquisition parameter file set: CCA files (also called cam-files) and CVI files (also called VIC files, i.e. video input conditioning). The files store video-signal parameters (CCA) and video conditioning parameters (CVI), which in turn simplifies programming the frame-grabber acquisition hardware for the camera in use. **Sapera LT 5.0** introduces a new camera configuration file (**CCF**) that combines the CCA and CVI files into one file.

Typically, a camera application will use a CCF file per camera operating mode (or one CCA file in conjunction with several CVI files, where each CVI file defines a specific camera-operating mode). An application can also have multiple CCA/CCF files to support different image format modes supported by the camera or sensor (such as image binning or variable ROI).

CCF File Details

A file using the ".CCF" extension, (Camera Configuration files), is the camera (CCA) and frame grabber (CVI) parameters grouped into one file for easier configuration file management. This is the default Camera Configuration file used by Sapera LT and the CamExpert utility.

CCA File Details

Teledyne DALSA distributes camera files using the legacy ".CCA" extension, (CAMERA files), which contain all parameters describing the camera video signal characteristics and operation modes (what the camera outputs). The Sapera parameter groups within the file are:

- Video format and pixel definition
- Video resolution (pixel rate, pixels per line, lines per frame)
- Synchronization source and timing
- Channels/Taps configuration
- Supported camera modes and related parameters
- External signal assignment

CVI File Details

Legacy files using the ".CVI" extension contain all operating parameters related to the frame grabber board - what the frame grabber can actually do with camera controls or incoming video. The Sapera parameter groups within the file are:

- Activate and set any supported camera control mode or control variable.
- Define the integration mode and duration.
- Define the strobe output control.
- Allocate the frame grabber transfer ROI, the host video buffer size and buffer type (RGB888, RGB101010, MONO8, and MONO16).
- Configuration of line/frame trigger parameters such as source (internal via the frame grabber /external via some outside event), electrical format (TTL, RS-422, OPTO-isolated), and signal active edge or level characterization.

Saving a Camera File

Use CamExpert to save a camera file (*.ccf) usable with any Sapera demo program or user application. An example would be a camera file, which sets up parameters for a free running camera (i.e. internal trigger) with exposure settings for a good image with common lighting conditions.

When CamExpert parameters are set as required, click on **File•Save As**. This saves the new .ccf file. The dialog that opens allows adding details such as camera information, mode of operation, and a file name for the .ccf file.

Camera Interfacing Check List


Before interfacing a camera from scratch with CamExpert:

- Confirm that Teledyne DALSA has not already published an application note with camera files [www.teledynedalsa.com].
- Confirm that the correct version or board revision of Xtium2-CXP PX8 is used. Confirm that the required firmware is loaded into the Xtium2-CXP PX8.
- Confirm that Sapera does not already have a .cca file for your camera installed on your hard disk. If there is a .cca file supplied with Sapera, then use CamExpert to generate the .ccf file with default parameter values matching the frame grabber capabilities.
- Check if the Sapera installation has a similar type of camera file. A similar .cca file can be loaded into CamExpert and modified to match timing and operating parameters for your camera, and lastly save them as Camera Configuration file (.ccf).
- Finally, if there is no file for your camera, run CamExpert after installing Sapera and the acquisition board driver, select the board acquisition server, and manually enter the camera parameters.

Using CamExpert with Xtium2-CXP PX8

The Sapera CamExpert tool is the interfacing tool for Xtium2-CXP PX8 frame grabbers and connected cameras; it is supported by the Sapera library and hardware. CamExpert allows a user to test frame grabber and camera functions. Additionally CamExpert saves the frame grabber settings configuration as individual camera parameter files on the host system (*.ccf).

When an acquisition server is selected, CamExpert only presents parameters supported by the selected device.




The Xtium2-CXP PX8 firmware supports multiple configurations that include support for single or multiple CXP cameras and provides the following acquisition servers:



Depending on the selected server, different parameters may be displayed. For example, with an RGB acquisition server, the Color Type parameter is not displayed since its value is not configurable.

Basic Timing Category

The Basic Timing category groups parameters such as camera type, the active image size, and other settings related to basic timing.



Parameter Descriptions


The following table describes the CamExpert Basic Timing category of Sapera LT parameters. Acquisition server notes, if applicable, indicate if parameter availablility or supported values are dependent on the selected frame grabber acquisition server and acquisition device.

Display Name	Parameter	Description	Notes
Camera Type	CORACQ_PRM_SCAN	Video source image type. Possible values are area scan or line scan.	Not shown for Bayer servers (areascan only).
Color Type	CORACQ_PRM_VIDEO	Sets the color format of the input source.	Not shown for RGB servers. Monochrome servers support: Monochrome Bayer mosaic
Pixel Depth	CORACQ PRM_PIXEL_DEPTH	Pixel depth (bits per pixel) of the input source.	Not shown for RGB servers. Monochrome servers support: 8, 10, 12, 14 or 16 bit
Data Lanes	CORACQ PRM DATA LANES	Number of data lanes output by the camera.	
Horizontal Active (in Pixels)	CORACQ PRM HACTIVE	Sets the horizontal camera resolution in pixels. This corresponds to the visible part of the image from the camera. Valid range is: min = 32 pixel max = 65536 pixel step = 32 pixel Note: minimum is per lane	
Vertical Active (in Lines)	CORACQ_PRM_VACTIVE	Sets the vertical camera resolution in lines per frame. This corresponds to the visible part of the image from the camera. Valid range is 1-16777215.	Not shown for linescan cameras.
Bit Transfer Rate	CORACO PRM BIT TRANSFER RATE	Sets the transfer rate between the camera and the frame grabber.	
PoCXP	CORACQ_PRM_POCXP_ENABLE	Enables 24V output on the lanes if PoCXP is supported by the camera's connected lane.	
PoCXP Status	CORACO PRM_SIGNAL_STATUS	Shows the current status of the PoCXP. If at least one lane is powering camera with PoCXP, it will indicate 'Active'.	This is a read-only status.


Advanced Control Category

The Advanced Control category groups parameters for configuring camera control signals, board sync outputs and other advanced settings.

Area Scan Parameters



Line Scan Parameters



Parameter Descriptions

The following table describes the CamExpert Advanced Control category of Sapera LT parameters. Acquisition server notes, if applicable, indicate if parameter availablility or supported values are dependent on the selected frame grabber acquisition server and acquisition device.


Display Name	Parameter	Description	Notes
Internal Frame Trigger	CORACQ_PRM_INT_FRAME_TRIGGER_ENABLE	Enables/disables the acquisition device's internal frame trigger. Boolean parameter (TRUE or FALSE).	Applies to area scan cameras only.
Internal Frame Trigger Frequency (in Hz)	CORACQ_PRM_INT_FRAME_TRIGGER_FREQ	Internal frame trigger frequency in Hz. Set to the required frame rate when using internal frame trigger to control camera acquisition. Valid range is 0.001-10000Hz.	

Line Sync Source	CORACO_PRM_EXT_LINE_TRIGGER_ENABLE CORACO_PRM_INT_LINE_TRIGGER_ENABLE CORACO_PRM_SHAFT_ENCODER_ENABLE	Selects the line trigger source for linescan cameras, unless free-running.	Applies to line scan cameras only.
Interal Line Trigger Frequency (in Hz)	CORACQ_PRM_INT_LINE_TRIGGER_FREQ	Sets the internal line trigger frequency, in Hz. Applies only when the Line Sync Source is set to Internal Line Trigger.	Applies to line scan cameras only.
Camera Line Trigger Frequency Min (in Hz)	CORACO PRM CAM LINE TRIGGER FREO MIN	Sets the camera's minimum line trigger frequency. Minimum value is 1Hz.	Applies to line scan cameras only.
Camera Line Trigger Frequency Max (in Hz)	CORACO PRM CAM LINE TRIGGER FREO MAX	Sets the camera's maximum line trigger frequency. Maximum value is 10000000 Hz.	Applies to line scan cameras only.
Camera Control method selected	CORACO PRM TIME INTEGRATE ENABLE CORACO PRM CAM TRIGGER ENABLE CORACO PRM LINE TRIGGER ENABLE	Enables or disables an available camera control method. Each supported control method has one or more operating modes to choose from; refer to the parameters:	
		Camera Trigger Method Setting Time Integration Method Setting.	
Time Integration Method Setting	CORACO PRM TIME INTEGRATE METHOD CORACO PRM TIME INTEGRATE DELAY	When the Camera Control method is Time Integration, select and configure the control method required. Click on the parameter field to open the configuration dialog.	
Camera Trigger Method Setting	CORACO PRM CAM TRIGGER METHOD	When an asynchronous trigger pulse to a camera is required, select and configure the required method.	
Line Integration Method Setting	CORACO PRM LINE INTEGRATE METHOD	Sets the method for controlling the camera's line integration.	Applies to line scan cameras only
Line Trigger Method Setting	CORACO PRM LINE TRIGGER METHOD	Sets the method for line trigger pulse output.	Applies to line scan cameras only
Camera Frames Per Trigger	CORACO_PRM_CAM_FRAMES_PER_TRIGGER	Specifies the number of frames output by the camera per trigger; currently not available.	Applies to area scan cameras only.
Camera Control During Readout	CORACO_PRM_CAM_CONTROL_DURING_READOUT	Specifies if the camera control signals can be sent during the readout of a frame. Possible values are: Valid Invalid Ignore	
Strobe Method Setting	CORACQ_PRM_STROBE_METHOD CORACQ_PRM_STROBE_ENABLE CORACQ_PRM_STROBE_DELAY CORACQ_PRM_STROBE_DURATION CORACQ_PRM_STROBE_LEVEL CORACQ_PRM_STROBE_POLARITY	When a strobe output signal from the acquisition board is required, select and configure the control method required. Note, method 1 is only available for areascan camera type; method 3 for line scan only.	
Strobe Destination	CORACO_PRM_STROBE_DESTINATION	Specifies which physical output to use for the strobe signal.	
Line Trigger Auto Delay	CORACO PRM LINE TRIGGER AUTO DELAY	Enables delaying line triggers to a camera based on the selected method. Used to avoid over-triggering a camera.	Applies to line scan cameras only
Time Stamp Base	CORACO_PRM_TIME_STAMP_BASE	Sets the counter stamp time base. Possible values are: Microseconds Line Counts External line trigger or shaft encoder Shaft Encoder 100 Nanoseconds	
Board Sync Output 1 Source	CORACO_PRM_BOARD_SYNC_OUTPUT1_SOURCE	Specifies the signal to output on board sync output 1. This parameter permits the synchronization of two acquisition devices using a signal from one acquisition device and synching the second acquisition device with it.	
Board Sync Output 2 Source	CORACO_PRM_BOARD_SYNC_OUTPUT2_SOURCE	Specifies the signal to output on board sync output 2. This parameter permits the synchronization of two acquisition devices using a signal from one acquisition device and synching the second acquisition device with it.	


External Trigger Category

The External category groups parameters for configuring an external trigger for controlling image acquisition.

Area Scan Parameters



Line Scan Parameters



Parameter Descriptions

The following table describes the CamExpert External Trigger category of Sapera LT parameters.


Display Name	Parameter	Description
External Trigger	CORACO_PRM_EXT_TRIGGER_ENABLE (area scan) CORACO_PRM_EXT_FRAME_TRIGGER_ENABLE (line scan)	Enables/disables external trigger on the acquisition board. When enabled, the acquisition board acquires an image frame from the camera after receiving the trigger. Boolean parameter (TRUE or FALSE).
External Trigger Detection	CORACO_PRM_EXT_TRIGGER_DETECTION (area scan) CORACO_PRM_EXT_FRAME_TRIGGER_DETECTION (line scan)	Defines the signal detected that generates an external trigger event to the acquisition device. Two types of trigger are available: Level Trigger: Active Low / High Logic level (Low/High) on the trigger input enables continuous image capture until the trigger input is set to opposite logic. Edge Trigger: Rising / Falling edge Edge transition of a trigger pulse captures one image frame. Line scan cameras also support: Dual-Input Trigger Rising Edge / Dual-Input Trigger Falling Edge
External Trigger Level	CORACO_PRM_EXT_TRIGGER_LEVEL (area scan) CORACO_PRM_EXT_FRAME_TRIGGER_LEVEL (line scan)	Specifies the electrical level of the external trigger connected to the acquisition board. Possible values: TTL single-ended logic signal RS-422 balanced logic signal 12V single-ended logic signal 24V single-ended logic signal
External Trigger Source	CORACO PRM EXT TRIGGER SOURCE (area scan) CORACO PRM EXT FRAME TRIGGER SOURCE (line scan)	Specifies the physical input source the external frame trigger is connected to or which trigger input is used on the acquisition device. Note: to assign the external trigger source to a GPIO it must be reserved; By default, boards are shipped with User Interface General Inputs 1 & 2 reserved for External Triggers and User Interface General Outputs 1 & 2 reserved for Strobe Outputs. Refer to Information Field Description for more information on using the Teledyne DALSA Device Manager tool to reserve GPIOS.
External Trigger Minumum Duration (in µs)	CORACQ PRM EXT TRIGGER DURATION	Minimum external trigger pulse duration (in µs), needed for the pulse to be acknowledged by the acquisition device. If the duration of the pulse is shorter, the pulse is ignored. This feature is useful for trigger pulse debouncing. If the value is '0', no validation is performed
Frame Count per External Trigger	CORACO PRM EXT TRIGGER FRAME COUNT	Number of images to acquire upon receiving an external trigger. Valid range is 1-262142. Note, infinite frame count (-1) is not supported.
External Trigger Delay	CORACQ_PRM_EXT_TRIGGER_DELAY	Sets the delay between the reception of the trigger signal and the start of the image acquisition. Units are specified by the External Trigger Delay Time Base parameter.
External Trigger Delay Time Base	CORACO_PRM_EXT_TRIGGER_DELAY_TIME_BASE	Sets the external trigger delay time base. Possible values: Line Counts Nanoseconds External Line Trigger or Shaft Encoder Shaft Encoder
External Trigger Ignore Delay	CORACO_PRM_EXT_TRIGGER_IGNORE_DELAY	Sets the time delay, in µsec, where if another external trigger occurs, it is ignored. Valid range is 0-42949672. The start of the delay (time '0') is the end of the next vertical sync for analog cameras, or the beginning of the next frame valid for digital cameras, following a valid external trigger.

	T	
Shaft Encoder Direction	CORACQ PRM_SHAFT_ENCODER_DIRECTION	Selects the direction of the shaft encoder that increments/decrements the acquisition device encoder counter. Support of dual phase encoders might require that the direction of motion be considered. This is the case where system vibrations and/or conveyor backlash can cause the encoder to momentarily travel backwards. The acquisition device must in those cases count the reverse steps and subtract the forward steps such that only pulses after the reverse count reaches zero are considered valid.
Shaft Encoder Level	CORACQ PRM SHAFT ENCODER LEVEL	Specifies the level of the signal input to the shaft encoder.
Shaft Encoder Edge Drop	CORACO_PRM_SHAFT_ENCODER_DROP	Number of shaft encoder signal edges dropped between active shaft encoder triggers. Use the pulse drop feature to reduce the acquisition rate without reducing the shaft encoder trigger rate.
Shaft Encoder Edge Multiplier	CORACQ_PRM_SHAFT_ENCODER_MULTIPLY	Number of signal edges generated internally on the acquisition board for each external shaft encoder signal edge. Use when video acquisitions are controlled by an external shaft encoder trigger but multiple acquisitions are needed from each trigger.
Shaft Encoder Order	CORACO_PRM_SHAFT_ENCODER_ORDER	Specifies the order of the drop/multiply operation of the shaft encoder.
Shaft Encoder Averaging Enable	CORACO_PRM_SHAFT_ENCODER_AVERAGING_ENA_BLE	Enables/Disables averaging of the shaft encoder signal edges received.
Shaft Encoder Averaging Pulses (2^N)	CORACQ PRM SHAFT ENCODER AVERAGING PUL SES	Specifies the number of shaft encoder signal edges used to make an average.
Shaft Encoder Averaging Period Minimum (in ns)	CORACO PRM SHAFT ENCODER AVERAGING PERIOD_MIN	Minimum time between 2 shaft encoder signal edges for the pulses to be averaged. If minimum time is not respected, the average engine will do a clean restart.
Shaft Encoder Averaging Period Maximum (in ns)	CORACO PRM SHAFT ENCODER AVERAGING PERI OD_MAX	Maximum time between 2 shaft encoder signal edges for the pulses to be averaged. If the maximum time is not respected, the average engine will do a clean restart.
External Line Trigger Detection	CORACO PRM EXT LINE TRIGGER DETECTION	Select the signal detected (rising edge/falling edge) that generates an external line trigger to the acquisition device.
External Line Trigger Level	CORACQ_PRM_EXT_LINE_TRIGGER_LEVEL	Specifies the level of the signal input to the external line trigger input.
External Line Trigger Source	CORACQ PRM EXT LINE TRIGGER SOURCE CORACQ PRM EXT_LINE_TRIGGER_ENABLE	Specifies the physical input source the external line trigger is connected to on the acquisition device, in the case where the acquisition device has more than one input. Line scan cameras typically use the shaft encoder signals as the acquisition board line trigger. The 'Automatic' choice selects the trigger normally used with the acquisition module, in the case of multiple modules – multiple trigger inputs.


Image Buffer and ROI Category

The Image Buffer and ROI category groups parameters for the configuring the image buffer format, size and offset settings, as well as image flipping.

Area Scan Parameters



Line Scan Parameters



Parameter Descriptions

The following table describes the CamExpert Image Buffer and ROI category of Sapera LT parameters. Acquisition server notes, if applicable, indicate if parameter availablility or supported values are dependent on the selected frame grabber acquisition server and acquisition device.

Display Name	Parameter	Description	Notes
Image Width (in Pixels)	CORACQ PRM CROP WIDTH	Cropped width of the acquisition image, in pixels; this parameter defines the width of the image transferred to the frame buffer. The maximum width is the active horizontal of the image source (see the Horizontal Active parameter in the Basic Timing category). Cropping increments depend on the selected acquisition server; CamExpert automatically adjusts numerical entries to valid increments.	Note: image data is not scaled.
Image Height (in Lines)	CORACO_PRM_CROP_HEIGHT	Cropped height of the acquisition image, in lines; this parameter defines the vertical dimension of the image transferred to the frame buffer. The maximum height is the active vertical width of the image source (see the Vertical Active parameter in the Basic Timing category). Cropping increments depend on the selected acquisition server; CamExpert automatically adjusts numerical entries to valid increments.	Note: image data is not scaled.

-			
Image Left Offset (in Pixels)	CORACO_PRM_CROP_LEFT	Number of pixels to crop from the left side of the acquisition image before transfer to the frame buffer.	Note: image data is not scaled.
		The maximum left offset is the active horizontal width of the image source less one increment step.	
		Cropping increments depend on the selected acquisition server; CamExpert automatically adjusts numerical entries to valid increments.	
Image Top Offset (in Lines)	CORACO_PRM_CROP_TOP	Number of lines to crop from the top of the acquisition image before transfer to the frame buffer.	Note: image data is not scaled.
		The maximum top offset is the active vertical height of the image source less one increment step.	
		Cropping increments are acquisition hardware dependent; CamExpert automatically adjusts numerical entries to valid increments.	
Image Buffer Format	CORACQ_PRM_OUTPUT_FORMAT	Data format for the acquisition image transfer to the frame buffer.	The data buffer format is dependent on the selected acquisition server; for details refer to the CORACQ PRM OUTPUT FORMAT parameter description
Image Flip	CORACQ_PRM_FLIP	Enables real-time on-board horizontal image flip function. The Xtium2-CXP PX8 also supports a vertical flip operation using CORXFER_PRM_FLIP.	
Acquisition Frame Length method	CORACQ_PRM_FRAME_LENGTH	Specifies if the image acquired will have a fixed or variable length in height.	Valid on in line scan.

Using the Flat Field Correction Tool

Flat Field Correction is the process of eliminating small gain differences between pixels in a sensor array. That sensor when exposed to a uniformly lit field will have no gray level differences between pixels when calibrated flat field correction is applied to the image. The CamExpert Flat Field tool functions with hardware supporting flat field processing.

Xtium2-CXP PX8 Flat Field Support

The Xtium2-CXP PX8 supports hardware based real-time Flat Field Correction when used with a monochrome video source. The Xtium2-CXP PX8 supports one method for pixel replacement:

- Neighborhood Replacement: a bad pixel is replaced with the average of its 2 neighbors on the same video line.
- Note that the CXP Flat Field algorithm handles all cases of bad pixels, either on the video frame edge or the neighboring pixels.

Loading the Required Camera File

Select the required camera configuration file for the connected camera. Verify the acquisition with the live grab function. Make camera adjustments to get good images.

Set up Dark and Bright Acquisitions with the Histogram Tool

Before performing calibration, verify the acquisition with a live grab. Also at this time, make preparations to grab a flat light gray level image, required for the calibration, such as a clean evenly lighted white wall or non-glossy paper with the lens slightly out of focus. Ideally, a controlled diffused light source aimed directly at the lens should be used. Note the lens iris position for a bright but not saturated image. Additionally, check that the lens iris closes well or have a lens cover to grab the dark calibration image.

Verify a Dark Acquisition

Close the camera lens iris and cover the lens with a lens cap. Using CamExpert, click on the grab button and then the histogram button. The following figure shows a typical histogram for a very dark image (8-bit acquisition).




Figure 24: CamExpert Histogram of Dark Image

Important: In this example, the **average** pixel value for the frame is close to black. Also note that most sensors will show a much higher maximum pixel value due to one or more "hot pixels". The sensor specification accounts for a small number of hot or stuck pixels (pixels that do not react to light over the full dynamic range specified for that sensor).

Verify a Bright Acquisition

Aim the camera at a diffused light source or evenly lit white wall with no shadows falling on it. Using CamExpert, click on the grab button and then the histogram button. Use the lens iris to adjust for a bright gray approximately around a pixel value of 200 (for 8-bit pixels). The following figure shows a typical histogram for a bright gray image.




Figure 25: CamExpert Histogram of Bright Image

Important: In this example, the **average** pixel value for the frame is bright gray. Also note that sensors may show a much higher maximum or a much lower minimum pixel value due to one or more "hot or dead pixels". The sensor specification accounts for a small number of hot, stuck, or dead pixels (pixels that do not react to light over the full dynamic range specified for that sensor).

Once the bright gray acquisition setup is done, note the camera position and lens iris position so as to be able to repeat it during the calibration procedure.

Flat Field Correction Calibration Procedure

Calibration is the process of taking two reference images, one of a black field – one of a light gray field (not saturated), to generate correction data for images captured by the CCD. Each CCD pixel data is modified by the correction factor generated by the calibration process, so that each pixel now has an identical response to the same illumination.

Start the Flat Field calibration tool via the CamExpert menu bar:

Tools • Flat Field Correction • Calibration.




Figure 26: CamExpert Flat Field Correction Menu Command

Flat Field Correction Dialog

The Flat Field Correction dialog provides a three-step process to acquire two reference images and then save the flat field correction data for the camera used. To aid in determining if the reference images are valid, a histogram tool is provided so that the user can review the images used for the correction data.




Figure 27: CamExpert Flat Field Correction Dialog

- Setup the camera to capture a uniform black image. Black paper with no illumination and the camera lens' iris closed to minimum can provide such a black image.
- Click on **Acquire Black Image**. The flat field demo will grab a video frame, analyze the pixel gray level spread, and present the statistics. The desired black reference image should have pixel values less than 20. If acceptable, accept the image as the black reference.
- Setup the camera to acquire a uniform white image (but not saturated white). Even illumination on white paper can be used, with a minimum gray level of 128. It is preferable to prepare for the white level calibration before the calibration procedure.
- Click on **Acquire White Image**. The flat field demo will grab a video frame, analyze the pixel gray level spread, and present the statistics. The captured gray level for all pixels should be greater than 128. If acceptable, accept the image as the white reference.
- Click on **Save**. The flat field correction data is saved as a TIF image with a file name of your choice (such as camera name and serial number).

Using Flat Field Correction

From the CamExpert menu bar enable Flat Field correction

(**Tools • Flat Field Correction • Enable**). Now when doing a live grab or snap, the incoming image is corrected by the current flat field calibration data for each pixel.

Use the menu function **Tools • Flat Field Correction • Load** to load in a flat field correction image from previous saved calibration data. CamExpert allows saving and loading calibration data for all cameras used with the imaging system.

Using the Bayer Filter Tool


CamExpert supports the use of Bayer Filter cameras by providing a tool to select the Bayer filter mosaic pattern and to perform an auto white balance. Color calibration can then be manually fine-tuned with RGB gain and gamma adjustments.

The CamExpert Bayer filter tool supports using either software or hardware based decoding. With boards that have Bayer filter decoding in hardware, CamExpert directly controls the hardware for high performance real-time acquisitions from Bayer filter cameras. When standard acquisition boards are used, CamExpert performs software Bayer filter decoding using the host system processor.

Bayer Filter White Balance Calibration Procedure

The following procedure uses the hardware Bayer filter support (Bayer Decoder firmware loaded) and any supported Bayer color camera. It is assumed that CamExpert was used to generate a camera file with correct camera timing parameters.

- On the CamExpert menu bar, click on **Tools Bayer Filter**. The following menu should show **Hardware** selected by default when the frame grabber has Bayer support.
- Select Setting to access the color calibration window (see following figure).



- Click Grab to start live acquisition.
- Aim and focus the camera. The camera should see an area of white or place white paper in front of the object being imaged.
- Click on one of the four Bayer pixel alignment patterns to match the camera (best color before calibration). Typically, the CamExpert default is correct for a majority of cameras.
- Adjust the lens iris to reduce the exposure brightness so that the white image area is now darker. Make certain that no pixel in the white area is saturated.
- Use the mouse left button to click and drag a ROI enclosing a portion of the white area.
- Click on the Auto White Balance button. CamExpert will make RGB gain adjustments.
- Open the camera iris to have a correctly exposed image.
- Review the image for color balance.
- Manually make additional adjustments to the RGB gain values. Fine-tune the color balance to achieve best results. Adjust the gamma factor to optionally improve the display.
- Stop the live acquisition and save the camera file (which now contains the Bayer RGB calibration information). Note that the gamma factor is not save because it is not a Sapera parameter but only a display tool.

Using the Bayer Filter

A Sapera application, when loading the camera file parameters, will have the RGB gain adjustment values. The application can incorporate a calibration menu for RGB adjustments as required.

Sapera Demo Applications

Grab Demo Overview

The Grab Demo program demonstrates the basic acquisition functions included in the Sapera library. The program either allows you to acquire images, in continuous or in one-time mode, while adjusting the acquisition parameters. The program code may be extracted for use within your own application.

The Grab Demo is available as a compiled binary; source code is provided for both C++ and .NET projects using Visual Studio 2005/2008/2010/2012/2013/2015.

All demos are available through the Start menu.




Table 5: Grab Demo Workspace Details

Program file	\\Sapera\Demos\Binaries\GrabDemo.exe
Visual C++ Solution	\\Sapera\Demos\Classes\Vc\SapDemos_2005.sIn\\Sapera\Demos\Classes\Vc\SapDemos_2008.sIn\\Sapera\Demos\Classes\Vc\SapDemos_2010.sIn\\Sapera\Demos\Classes\Vc\SapDemos_2012.sIn\\Sapera\Demos\Classes\Vc\SapDemos_2013.sIn\\Sapera\Demos\Classes\Vc\SapDemos_2015.sIn
Visual .NET Solution	\\Sapera\Demos\NET\SapDemos_2005.sIn\\Sapera\Demos\NET\SapDemos_2008.sIn\\Sapera\Demos\NET\SapDemos_2010.sIn\\Sapera\Demos\NET\SapDemos_2012.sIn\\Sapera\Demos\NET\SapDemos_2013.sIn\\Sapera\Demos\NET\SapDemos_2015.sIn
Remarks	This demo is based on Sapera LT classes. See the Sapera User's and Reference manuals for more information.

Using the Grab Demo

Server Selection

Run the grab demo from the start menu:

Start • Programs • Sapera LT • Demos (GUI based) • Sapera + + Demos • GrabDemo.exe

The demo program first displays the acquisition configuration menu. The first drop menu displayed permits selecting from any installed Sapera acquisition servers (installed Teledyne DALSA acquisition hardware using Sapera drivers). The second drop menu permits selecting from the available input devices present on the selected server.

CCF File Selection

Use the acquisition configuration menu to select the required camera configuration file for the connected camera. Sapera camera files contain timing parameters and video conditioning parameters. The default folder for camera configuration files is the same used by the CamExpert utility to save user generated or modified camera files.

Use the Sapera CamExpert utility program to generate the camera configuration file based on timing and control parameters entered. The CamExpert live acquisition window allows immediate verification of those parameters. CamExpert reads both Sapera *.cca and *.cvi for backward compatibility with the original Sapera camera files.

Grab Demo Main Window

The Grab Demo program provides basic acquisition control for the selected frame grabber. The loaded camera file (.ccf) defines the Frame buffer defaults.

Refer to the Sapera LT User's Manual (OC-SAPM-USER), in section "Demos and Examples – Acquiring with Grab Demo", for more information on the Grab Demo and others provided with Sapera LT.

Xtium2-CXP PX8 Reference

Block Diagram




Figure 28: Xtium2-CXP PX8 Block Diagram

Xtium2-CXP Flow Diagram

The following diagram represents the sequence in which the camera data acquired is processed through the Xtium2-CXP.




Figure 29: Xtium2-CXP Flow Diagram

- Camera CXP Front End: Extracts the video data packets from the Camera CXP port(s).
- Image Buffer: Stores the video data using the model of video frames.
- Cropper (Coarse): Horizontal cropper used when reading out from the memory.
- **Color Conversion:** When enabled for particular cameras, converts Bayer video data into RGB data.
- White Balance Gain: Applies White Balance Gain to RGB data.
- FFC/FLC: Flat Field/Flat Line correction. Applies to Monochrome data only.
- **Lookup Tables:** Apply lookup table transformation to the image.
- Horizontal Flip: Performs the line data flip process.
- Cropper (Fine): Crops the resulting image when used, using an 8-byte resolution.
- Host DMA: Transfers the data from frame grabber into the host buffer memory. This module
 will also perform the vertical flip if enabled.

Line Trigger Source Selection for Line scan Applications

Line scan imaging applications require some form of external event trigger to synchronize line scan camera exposures to the moving object. This synchronization signal is either an external trigger source (one exposure per trigger event) or a shaft encoder source composed of a single or dual phase (also known as a quadrature) signal.

The Xtium2-CXP PX8 shaft encoder inputs provide additional functionality with pulse drop, pulse multiply, and pulse direction support.

The following table describes the line-trigger source types supported by the Xtium2-CXP PX8. Refer to the Sapera Acquisition Parameters Reference Manual (OC-SAPM-APR00) for descriptions of the Sapera parameters.

CORACQ_PRM_EXT_LINE_TRIGGER_SOURCE - Parameter Values Specific to the Xtium2-CXP PX8

Table 6: CORACQ_PRM_EXT_LINE_TRIGGER_SOURCE - Parameter Values

PRM Value	Input used as: External Line Trigger	Input used as: External Shaft Encoder
	<pre>if CORACQ_PRM_EXT_LINE_ TRIGGER_ENABLE = true</pre>	<pre>if CORACQ_PRM_SHAFT_ ENCODER_ENABLE = true</pre>
0	From Shaft Encoder Phase A	From Shaft Encoder Phase A & B
1	From Shaft Encoder Phase A	From Shaft Encoder Phase A
2	From Shaft Encoder Phase B	From Shaft Encoder Phase B
3	n/a	From Shaft Encoder Phase A & B
4	From Board Sync #1	n/a
5	From Board Sync #2	n/a

CVI/CCF File Parameters Used

- External Line Trigger Source = parameter value
- External Line Trigger Enable = true/false
- Shaft Encoder Enable = true/false

Shaft Encoder Interface Timing

Dual Balanced Shaft Encoder RS-422 Inputs:

- Input Phase A:
 - Connector J7: Pin 3 (Phase A +) & Pin 2 (Phase A -)
 - Connector J8: Pin 5 (Phase A +) & Pin 6 (Phase A -)
- Input Phase B:
 - Connector J7: Pin 6 (Phase B+) & Pin 5 (Phase B-)
 - Connector J8: Pin 7 (Phase B +) & Pin 8 (Phase B -)
- See <u>J7</u>: External I/O Signals Connector (Female DH60-27P) for complete connector signal details) and <u>J8</u>: Internal I/O Signals Connector (40-pin TST-120-01-G-D).

Web inspection systems with variable web speeds typically provide one or two synchronization signals from a web mounted encoder to coordinate trigger signals. These trigger signals are used by the acquisition linescan camera. The Xtium2-CXP PX8 supports single or dual phase shaft encoder signals. Dual encoder signals are typically 90 degrees out of phase relative to each other and provide greater web motion resolution.

Example using any Encoder Input with Pulse-drop Counter

When enabled, the triggered camera acquires one scan line for each shaft encoder pulse-edge. To optimize the web application, a second Sapera parameter defines the number of triggers to skip between valid acquisition triggers. The figure below depicts a system where a valid camera trigger is any pulse edge from either shaft encoder signal. After a trigger, the two following triggers are ignored (as defined by the Sapera pulse drop parameter).




Figure 30: Encoder Input with Pulse-drop Counter

Example using Sequential Encoder Input

Support of a dual phase encoder should consider the direction of motion of one phase signal to the other. Such a case might exist where system vibrations and/or conveyor backlash can cause the encoder to briefly travel backwards. The acquisition device must in those cases count the reverse steps and subtract the forward steps such that only pulses after the reverse count reaches zero are considered. By using the event "Shaft Encoder Reverse Counter Overflow", an application can monitor an overflow of this counter. The maximum count that can be reached by the counter is returned by the capability CORACQ_CAP_SHAFT_ENCODER_REVERSE_COUNT_MAX. Reading the parameter CORACQ_PRM_SHAFT_ENCODER_REVERSE_COUNT returns the current count value and writing any value to this parameter will reset the count to 0.

Also, if a maximum line rate camera trigger source is a high jitter shaft encoder, the parameter CORACQ_PRM_LINE_TRIGGER_AUTO_DELAY can be used to automatically delay line triggers to avoid over-triggering a camera, and thus not miss a line. Note that some cameras integrate this feature. See also the <u>Acquisition Events</u> "Line Trigger Too Fast" that can be enabled when using the 'auto delay' feature.

The example figure below shows shaft encoder signals with high jitter. If the acquisition is triggered when phase B follows phase A, with jitter present phase B may precede phase A. Use of the *Shaft Encoder Direction* parameter will prevent false trigger conditions.




Figure 31: Using Shaft Encoder Direction Parameter



Note: Modify camera file parameters easily with the Sapera CamExpert program.

CVI/CCF File Parameters Used

Shaft Encoder Enable = X, where:

- If X = 1, Shaft Encoder is enabled
- If X = 0, Shaft Encoder is disabled

Shaft Encoder Pulse Drop = X, where:

• X = number of trigger pulses ignored between valid triggers

Shaft Encoder Pulse Multiply = X, where:

• X = number of trigger pulses generated for each shaft encoder pulses

Shaft Encoder Pulse Drop/Multiply Order = X, where:

- If X = 1, the drop operation will be done first, followed by the multiplier operation
- If X = 0 or 2, the multiplier operation will be done first, followed by the drop operation

Shaft Encoder Direction = X, where:

- X = 0, Ignore direction
- X = 1, Forward steps are detected by pulse order A/B (forward motion)
- X = 2, Forward steps are detected by pulse order B/A (reverse motion)

Shaft Encoder Level = X, where:

- X = 1, TTL
- X = 2, RS-422



Note: For information on camera configuration files, see the Sapera Acquisition Parameters Reference Manual (OC-SAPM-APR00).

Virtual Frame Trigger for Line Scan Cameras

When using line scan cameras, a frame buffer is allocated in host system memory to store captured video lines. To control when a video line is stored as the first line in this "virtual" frame buffer, an external frame trigger signal is used.

For **fixed length** frames, the Sapera vertical cropping parameter controls the number of lines sequentially grabbed and stored in the virtual frame buffer.

For **variable length** frames, the External Frame Trigger (when a level or dual input type is selected) controls the number of lines sequentially grabbed up to the maximum of lines in the virtual frame buffer.

For both fixed and variable length frames, choosing an active low/high or dual input permits grabbing multiple consecutive images as long as the chosen signal is active. This action is also called "rolling over" to the next buffer. When choosing a single rising or falling edge, a single frame will be acquired; there is never any roll over.

External Frame Trigger Detection	Fixed Frame	Variable Frame
Active Low/High	Roll Over	Roll Over
Rising/Falling Edge	No Roll Over	No Roll Over
Dual Input Rising/Falling Edge	Roll Over	Roll Over

Virtual Frame Trigger Timing Diagram

The virtual frame trigger signal (generated by some external event) connects to the Xtium2-CXP PX8 trigger input.

- Virtual frame trigger can be differential (RS-422) or single ended (TTL, 12V, or 24V) industry standard, and be rising or falling edge active, active high or low, or double pulse rising or falling edge.
- In this example, virtual frame trigger control is configured for rising edge trigger.
- Virtual frame trigger connects to the Xtium2-CXP PX8 via the External Trigger Input 1 & 2 inputs.
- Camera control signals are active at all times. These continually trigger the camera acquisition in order to avoid corrupted video lines at the beginning of a virtual frame.
- The camera control signals are either timing controls on Xtium2-CXP PX8 shaft encoder inputs, or line triggers generated internally by the Xtium2-CXP PX8.
- The Sapera vertical cropping parameter specifies the number of lines captured.

Synchronization Signals for a 10 Line Virtual Frame

The following timing diagram shows the relationship between External Frame Trigger input, External Shaft Encoder input (one phase used with the second terminated), and camera control output to the camera.




Figure 32: Synchronization Signals for a 10 Line Virtual Frame

Synchronization Signals for Fixed Frame Length Acquisition

A trigger event is only generated when a grab is active; when not grabbing no trigger events are generated. When a frame is complete, the frame grabber checks for the specified active trigger level and, if present, grabs the next frame; otherwise, it waits for the next detected active trigger level.

In the following diagrams:

- "T" indicates a valid external trigger event (SapAcquisition::EventExternalTrigger).
- "Ignored" is an ignored event (SapAcquisition::EventExternalTriggerIgnored).

such that

Ignored + T = total triggers received by frame grabber




Figure 33: Line scan, Fixed Frame, No Trigger





Figure 34: Line scan, Fixed Frame, Edge Trigger

Grab Start (SapTransfer) called before trigger



Grab Start (SapTransfer) called after trigger




Figure 35: Line scan, Fixed Frame, Level Trigger (Roll-Over to Next Frame)

Synchronization Signals for Variable Frame Length Acquisition

For variable length frames, trigger ignored events are not issued (SapAcquisition::EventExternalTriggerIgnored); a valid trigger event always initiates either a frame start or frame end.




Figure 36: Line scan, Variable Frame, Edge Trigger (Active High determines Frame Length)




Figure 37: Line scan, Fixed Frame, Level Trigger (Roll-Over)

CVI File (VIC) Parameters Used

The VIC parameters listed below provide the control functionality for virtual frame reset. Sapera applications load pre-configured CVI files or change VIC parameters during runtime.



Note: Sapera camera file parameters are easily modified by using the CamExpert program.

External Frame Trigger Enable = X, where: (with Virtual Frame Trigger enabled)

- If X = 1, External Frame Trigger is enabled
- If X = 0, External Frame Trigger is disabled

External Frame Trigger Detection = Y, where: (with Virtual Frame Trigger edge select)

- If Y= 1, External Frame Trigger is active low
- If Y= 2, External Frame Trigger is active high
- If Y= 4, External Frame Trigger is active on rising edge
- If Y= 8, External Frame Trigger is active on falling edge
- If Y= 32, External Frame Trigger is dual-input rising edge
- If Y= 64, External Frame Trigger is dual-input falling edge



Note:. For dual-input triggers, Trigger Input #1 signals the start of the frame trigger, Trigger Input #2 signals the end of the frame trigger.

External Frame Trigger Level = Z, where: (with Virtual Frame Trigger signal type)

- If Z = 1, External Frame Trigger is a TTL signal
- If Z = 2, External Frame Trigger is differential signal (RS-422)
- If Z = 8, External Frame Trigger is a 24V signal
- If Z = 64, External Frame Trigger is a 12V signal



Note: For information on camera configuration files, see the Sapera Acquisition Parameters Reference Manual (OC-SAPM-APRO0).

Sapera Acquisition Methods

Sapera acquisition methods define the control and timing of the camera and frame grabber board. Various methods are available, grouped as:

- Camera Trigger Methods (method 1 supported)
- Line Trigger Methods (method 1)
- Line Integration Methods (method 3 supported)
- Time Integration Methods (method 1supported)
- Strobe Methods (method 1, 3 and 4 supported)

Refer to the Sapera LT Acquisition Parameters Reference manual (OC-SAPM-APR00) for detailed information concerning camera and acquisition control methods.

Trigger to Image Reliability

Trigger-to-image reliability incorporates all stages of image acquisition inside an integrated controller to increase reliability and simplify error recovery. The trigger-to-image reliability model brings together all the requirements for image acquisition to a central management unit. These include signals to control camera timing, on-board frame buffer memory to compensate for PCI bus latency, and comprehensive error notification. If the Xtium2-CXP PX8 detects a problem, the application can take appropriate action to return to normal operation.

The Xtium2-CXP PX8 is designed with a robust ACU (Acquisition and Control Unit). The ACU monitors in real-time, the acquisition state of the input plus the DTE (Data Transfer Engine) which transfers image data from on-board memory into PC memory. In general, these management processes are transparent to end-user applications. With the Xtium2-CXP PX8, applications ensure trigger-to-image reliability by monitoring events and controlling transfer methods as described below:

Supported Events and Transfer Methods

Listed below are the supported acquisition and transfer events. Event monitoring is a major component to the Trigger-to-Image Reliability framework.

Acquisition Events

Acquisition events pertain to the acquisition module. They provide feedback on the image capture phase.

• External Trigger (Used/Ignored)

Generated when the external trigger pin is asserted, which indicates the start of the acquisition process. There are two types of external trigger events: 'Used' or 'Ignored'. Following an external trigger, if the event generates a captured image, an External Trigger Used event will be generated (CORACQ_VAL_EVENT_TYPE_EXTERNAL_TRIGGER). If there is no captured image, an External Trigger Ignored event will be generated (CORACQ_VAL_EVENT_TYPE_EXTERNAL_TRIGGER_IGNORED). An external trigger event is ignored if the event rate is higher than the possible frame rate of the camera.

Start of Frame

Event generated during acquisition, with the detection of the start of a video frame by the board acquisition hardware. The Sapera event value is CORACQ_VAL_EVENT_TYPE_START_OF_FRAME.

End of Frame

Event generated during acquisition, with the detection of the end of a video frame by the board acquisition hardware. The Sapera event value is CORACQ_VAL_EVENT_TYPE_END_OF_FRAME.

Data Overflow

The Data Overflow event indicates that there is not enough bandwidth for the acquired data transfer without loss. Data Overflow would occur with limitations of the acquisition module and should never occur.

The Sapera event value is CORACQ_VAL_EVENT_TYPE_DATA_OVERFLOW.

Frame Valid

Event generated on detection of the start of a video frame by the board acquisition hardware. Acquisition does not need to be active; therefore, this event can verify a valid signal is connected. The Sapera event value is: CORACQ_VAL_EVENT_TYPE_VERTICAL_SYNC.

Link Lock/Unlock)

Event generated on the transition from locking or not locking, of the required lanes. The Sapera event values are:

CORACQ_VAL_EVENT_TYPE_LINK_LOCK CORACQ_VAL_EVENT_TYPE_LINK_UNLOCK.

Frame Lost

The Frame Lost event indicates that an acquired image failed to transfer to on-board memory. An example is if there are no free on-board buffers available for the new image. This may be the case if the image transfer from onboard buffers to host PC memory is not sustainable due to bus bandwidth issues or no host buffers are available to receive an image.

The Sapera event value is CORACQ VAL EVENT TYPE FRAME LOST.

• External Line Trigger Too Slow

Event which indicates that the detected shaft encoder input tick rate is too slow for the device to take into account the specified shaft encoder multiplier value. The Sapera event value is CORACQ_VAL_EVENT_TYPE_EXT_LINE_TRIGGER_TOO_SLOW.

Line Trigger Too Fast

Event which indicates a previous line-trigger did not generate a complete video line from the camera. Note that due to jitter associated with using shaft encoders, the acquisition device can delay a line trigger if a previous line has not yet completed. This event is generated if a second line trigger comes in while the previous one is still pending. This event is generated once per virtual frame. The Sapera event value is CORACQ_VAL_EVENT_TYPE_LINE_TRIGGER_TOO_FAST.

Shaft Encoder Reverse Count Overflow

Event which indicates that the shaft encoder has travelled in the opposite direction expected and that the number of pulses encountered during that travel has exceeded the acquisition device counter. The acquisition device will thus not be able to skip the appropriate number of pulses when the expected direction is detected. The Sapera event value is CORACQ_VAL_EVENT_TYPE_SHAFT_ENCODER_REVERSE_COUNT_OVERFLOW

Link Error

Event which indicates that an error has occurred on one or more of the lanes. Information about the source of the link error and the number of occurances of this error can be retreived using the SapAcqCallbackInfo class.

- **GetGenericParam0:** returns the source of the error:
 - 1: CRC Error
 - 2: 8B/10B Error
 - 3: Packet Buffer Overflow
 - 4: Packet Size Error
- GetGenericParam1: returns a bitfield indicating which lane(s) generated the error
 - Bit 0 = Lane 1, Bit 1= Lane 2, ...
- **GetCustomSize**: returns 4 * UINT32
- **GetCustomData**: returns the number of errors per lane. There are 4 entries, each entry being a UINT32.
- **Note**: 8B/10B error is the only error that is per lane. CRC error, Packet BufferOverflow and Packet Size Error is per camera and will always be linked to the master lane of the camera.

Transfer Events

Transfer events are the ones related to the transfer module. Transfer events provide feedback on image transfer from onboard memory frame buffers to PC memory frame buffers.

Start of Frame

Start of Frame event generated when the first image pixel is transferred from on-board memory into PC memory.

The Sapera event value is CORXFER_VAL_EVENT_TYPE_START_OF_FRAME.

• End of Frame

End of Frame event generated when the last image pixel is transferred from on-board memory into PC memory.

The Sapera event value is CORXFER_VAL_EVENT_TYPE_END_OF_FRAME.

End of Line

The End of Line event is generated after a video line is transferred to a PC buffer. The Sapera event value is CORXFER_VAL_EVENT_TYPE_END_OF_LINE.

End of N Lines

The End of N Lines event is generated after a set number of video lines are transferred to a PC buffer. The Sapera event value is CORXFER VAL EVENT TYPE END OF NLINES.

End of Transfer

End of Transfer event generated at the completion of the last image transfer from on-board memory into PC memory. Issue a stop command to the transfer module to complete a transfer (if transfers are already in progress). If a frame transfer of a fixed number of images is requested, the transfer module will stop transfer automatically. The Sapera event value is CORXFER_VAL_EVENT_TYPE_END_OF_TRANSFER.

Trigger Signal Validity

The ACU ignores external trigger signal noise with its programmable debounce control. Program the debounce parameter for the minimum pulse duration considered as a valid external trigger pulse. For more information, see Note 1: General Inputs / External Trigger Inputs Specifications.

Supported Transfer Cycling Methods

The Xtium2-CXP PX8 supports the following transfer modes, which are either synchronous or asynchronous.

Images are accumulated in on-board memory in a FIFO type manner. On-board memory can get filled up if the rate at which the images are acquired is greater than the rate at which the DMA engine can write them to host buffer memory. On-board memory can also get filled-up if there are no more empty buffers available to transfer the on-board images.

When no memory is available for a new image to be stored in on-board memory, the image is discarded and a CORACQ_VAL_EVENT_TYPE_FRAME_LOST or trash buffer callback is generated. If a CORACQ_VAL_EVENT_TYPE_FRAME_LOST occurs when host buffers are available, it can indicate a problem with the PX4 bus bandwidth.

If image buffers are constructed using a trash buffer (SapBufferWithTrash using a transfer cycle mode with trash), when no host buffers are available and no memory is available for a new image to be stored in on-board memory, the SapXferCallBackInfo::IsTrash (C++) function or SaxXferNotifyEventsArgs.Trash (.NET) property returns true. If a trash callback function has been registered during construction of the SapTransfer object, it will be executed when a trash event occurs.

When stopping the image acquisition, the event CORXFER_VAL_EVENT_TYPE_END_OF_TRANSFER will occur once all images currently in the on-board memory are transferred to host buffer memory. Note that if the application does not provide enough empty buffers, the Xtium event will not occur and an acquisition abort will be required.

- CORXFER_VAL_CYCLE_MODE_SYNCHRONOUS_WITH_TRASH
 Before cycling to the next buffer in the list, the transfer device will check the next buffer's
 state. If its state is full, the transfer will keep the image in on-board memory until the next
 buffer's state changes to empty. If the on-board memory gets filled, trash callbacks will be
 generated.
- CORXFER_VAL_CYCLE_MODE_SYNCHRONOUS_NEXT_EMPTY_WITH_TRASH When starting an acquisition, the buffer list is put in an empty buffer queue list in the exact order they were added to the transfer. Whenever a user sets a buffer to empty, it is added to the empty buffer queue list, so that after cycling once through the original buffer list, the buffers acquired into will follow the order in which they are put empty by the user. So in this mode, the on-board images will be transferred to host buffer memory as long as there are buffers in the empty buffer queue list. If no buffers are available on the host and the on-board memory gets filled, trash callbacks will be generated.
- CORXFER_VAL_CYCLE_MODE_ASYNCHRONOUS
 The transfer device cycles through all buffers in the list without concern about the buffer state.

The following table describes the possible buffer states and resulting behavior:

Trash Buffer (cycling mode with trash)	Xtium On-Board Memory State	Host Sapera Buffer State	Resulting Event
NO	Empty buffer available (at least 1)	Empty buffer available (at least 1)	Normal acquisition events
NO	Empty buffer available (at least 1)	Full	Acquire into Xtium on-board memory
NO	Full	Empty buffer available (at least 1)	Frame Lost Event
NO	Full	Full	Frame Lost Event
YES	Empty buffer available (at least 1)	Empty buffer available (at least 1)	Normal acquisition events
YES	Empty buffer available (at least 1)	Full	Acquire into Xtium on-board memory
YES	Full	Empty buffer available (at least 1)	Frame Lost Event
YES	Full	Full	Trash Callback

• By default, the buffer state (empty or full) is automatically managed by Sapera LT; it can be managed manually by the user if necessary.

Output LUT Availability

The following table defines the supported output LUT (look up tables) for the Xtium2-CXP PX8. Note that unsupported modes are not listed.

Table 7: Output LUT Availability

Number of Digital Bits	Output Pixel Format	LUT Format	Notes*
8 8	MONO 8 MONO 16	8-in, 8-out 8-in, 16-out	8 bits in 8 LSBs of 16-bit
10	MONO 8	10-in, 8-out	
10	MONO 16	10-in, 16-out	10 bits in 10 LSBs of 16-bit
12	MONO 8	12-in, 8-out	8 MSB
12	MONO 16	12-in, 16-out	12 bits in 12 LSBs of 16-bit
8 x 3 (RGB)	RGB888 RGB8888 RGBP8	8-in, 8-out	
10 x 3 (RGB)	RGB888 RGB8888 RGB101010 RGB16161616	10-in, 8-out 10-in, 8-out 10-in, 10-out 10-in, 16-out	10 bits in 10 LSBs of 16-bit
12 x 3 (RGB)	RGB888 RGB8888 RGB101010 RGB16161616	12-in, 8-out 12-in, 8-out 12-in, 10-out 12-in, 16-out	12 bits in 12 LSBs of 16-bit

^{*}When no LUTs are available or LUTs are disabled, the data is packed in the LSBs of the target destination.

Metadata: Theory of Operation

The following provides additional details on the metadata implementation.

Metadata Data Structure

The Xtium2-CXP PX8 supports metadata at the end of each line when enabled through the parameter CORACQ_PRM_META_DATA. The metadata consists of 64 bytes. The content of the metadata represents a snapshot of the state of the frame grabber at the beginning of each LVAL received.

```
typedef struct
{
    ULONGLONG shaftEncoderCount;
    ULONGLONG lineCount;
    ULONGLONG lineTriggerCount;
    ULONGLONG timeStamp;
    ULONG frameCounter;
    UCHAR generalInputs;
    UCHAR generalOutputs;
    UCHAR biDirectionalIOs;
    UCHAR reserved[25];
} MX4_METADATA, *PMX4_METADATA;
```

- **shaftEncoderCount**: 64-bit counter of pulses received on the shaft encoder. This is a 'machine counter' that increments in one direction (forward) and decrements (reverse) in the opposite direction.
- lineCount: 64-bit counter of line valid (LVAL) received.
- **lineTriggerCount**: 64-bit counter of line triggers sent to the camera.
- **timeStamp**: 64-bit counter of the frame grabber on-board timestamp. See also CORACQ_PRM_TIME_STAMP_BASE and CORACQ_PRM_TIME_STAMP.
- **frameCounter**: 32-bit counter of frames received. This represents the frame number that the line belongs to.
- general nputs: status of the general inputs (for example, Low, bit = 0 or High, bit = 1).
- **generalOutputs**: status of the general outputs (for example, Low, bit =0 or High, bit = 1).
- **biDirectionalIOs**: status of the bi-directional I/Os (for example, Low, bit = 0 or High, bit = 1).
- **reserved**: 25 bytes reserved for future usage.

Metadata Example

For a demo application showing this feature, please contact Teledyne DALSA technical support.

Flat Field Correction: Theory of Operation

The following provides additional details on the Flat Field Correction and Flat Line Correction (FFC/FLC) implementation.

Flat Field Correction Lists

The Xtium2-CXP PX8 supports defining more than one Flat Field Correction (FFC) / Flat Line Correction (FLC) data sets. Using the Xfer parameter CORXFER_PRM_FLATFIELD_CYCLE_MODE, the user can decide to cycle automatically through the list of FFC/FLC sets by setting the parameter to CORXFER_VAL_FLATFIELD_CYCLE_MODE_AUTOMATIC, or select a specific FFC/FLC set from the list by setting the parameter to CORXFER_VAL_FLATFIELD_CYCLE_MODE_OFF and selecting the FFC/FLC index to use with the parameter CORACQ_PRM_FLAT_FIELD_SELECT.

While the cycling mode is set to off, users can upload new coefficients to an inactive FFC set even when grabbing. When cycling automatically, the FFC/FLC sets are selected in a round-robin fashion, changing at the beginning of every new frame.

The architecture of the Xtium2-CXP PX8 is such that the FFC/FLC data sets are independent of the host buffers. In automatic mode, the FFC/FLC sets are chosen in a round-robin fashion as images are acquired. So if using the Xfer cycling mode Synchrounous with Trash, it is recommended that the number of host buffers be a multiple of the number of FFC/FLC in the list in order to maintain the FFC/FLC relationship with the Host buffers.

- When the FFC/FLC cycle mode automatic is active, reset the acquisition module to start on the 1st FFC/FLC data set of the selected list as follows:
 - Disconnect/Reconnect the transfer (assuming 1st buffer is empty).
 - Selecting a set using the CORACQ_PRM_FLAT_FIELD_SET_SELECT parameter will choose the 1st FFC/FLC in the list of the selected set.
- When the FFC/FLC cycle mode automatic is active, start the acquisition module to start on a specific FFC/FLC of the selected list as follows:
 - While acquisition is stopped, by selecting an Xfer pair [ACQ, Buffer]. The index of the FFC/FLC will be selected based on the modulo of the number of FFC/FLC in the list with respect to the [ACQ, Buffer] index pair.

Flat Field Correction Sets

The concept of sets allows a user to define multiple lists of FFC/FLC correction data. The FFC/FLC API allows users to allocate and pre-program those FFC/FLC sets. When acquiring images, the board driver will cycle through the FFC/FLC list of the selected set. During that operation, users can upload new FFC/FLC data to non-active sets without any ill effects.

When changing the active set while grabbing, the new active set will be switched when the current cycling of the current list is completed.

Xtium2-CXP PX8 specific limitations

- Software driver permits the creation of up to 16 FFC/FLC sets.
- Software driver permits the use of up to 16 sets.
- When the FFC cycling mode is off, the concept of sets is not used. Whichever a FFC index is chosen using CORACQ_PRM_FLAT_FIELD_SELECT, it will be used independently of the set it belongs to.
- Upload of any FFC data is permitted at any time, even while grabbing. If an upload is done to an FFC index of the currently select set while grabbing, then the resulting acquired image will be undefined.
- When changing FFC cycling mode, the acquisition must be stopped.

Programming the sets

The following scheme is used to program FFC/FLC data within a set:

```
// select an active set
CorAcqSetPrm( hAcq, CORAQ_PRM_FLAT_FIELD_SET_SELECT, 0);

// Create 4 new FFC that will be part of the currently active set '0'
For( i = 0; i < 4; i++)
{
CorAcqNewFlatfield( hAcq, pFlatfieldNumber); // Will create FFC #1, #2, #3, #4
}

// select an active set
CorAcq SetPrm( hAcq, CORAQ_PRM_FLAT_FIELD_SET_SELECT, 1);

// Create 4 new FFC that will be part of the currently active set '1'
For( i = 0; i < 4; i++)
{
CorAcqNewFlatfield( hAcq, pFlatfieldNumber); // Will create FFC #5, #6, #7, #8
}</pre>
```

Xtium2-CXP PX8 Supported Parameters

The tables below describe the Sapera capabilities supported by the Xtium2-CXP PX8. Unless specified, each capability applies to all configuration modes and all acquisition modes.

The information here is subject to change. The application needs to verify capabilities. New board driver releases may change product specifications.

Sapera describes the Xtium2-CXP PX8 family as:

- Board Server: Xtium2-CXP_PX8_1
- Acquisition Module: dependent on firmware used

Camera Related Capabilities

Table 8: Camera Related Capabilities

Capability	Values
CORACQ_CAP_CONNECTOR_TYPE	CORACQ_VAL_CONNECTOR_TYPE_CXP (0x20)

Camera Related Parameters

Table 9: Camera Related Parameters

Parameter		Values
CORACQ_PRM_CHANNEL		CORACQ_VAL_CHANNEL_SINGLE (0x1)
CORACQ_PRM_FRAME		CORACQ_VAL_FRAME_PROGRESSIVE (0x2)
CORACQ_PRM_INTERFACE		CORACQ_VAL_INTERFACE_DIGITAL (0x2)
CORACQ_PRM_SCAN		CORACQ_VAL_SCAN_AREA (0x1) CORACQ_VAL_SCAN_LINE (0x2)
CORACQ_PRM_SIGNAL		CORACQ_VAL_SIGNAL_DIFFERENTIAL (0x2)
CORACQ_PRM_VIDEO	Mono RGB Bayer	CORACQ_VAL_VIDEO_MONO (0x1) CORACQ_VAL_VIDEO_BAYER (0X10) CORACQ_VAL_VIDEO_RGB (0x8) CORACQ_VAL_VIDEO_RGBY (0x40) CORACQ_VAL_VIDEO_BAYER (0x10)
CORACQ_PRM_PIXEL_DEPTH	Mono RGB Bayer	8 bits, # LUT = 1, LUT format = CORDATA_FORMAT_MONO8 8 bits, # LUT = 1, LUT format = CORDATA_FORMAT_MONO16 10 bits, # LUT = 1, LUT format = CORDATA_FORMAT_MONO8 10 bits, # LUT = 1, LUT format = CORDATA_FORMAT_MONO16 12 bits, # LUT = 1, LUT format = CORDATA_FORMAT_MONO8 12 bits, # LUT = 1, LUT format = CORDATA_FORMAT_MONO16 14 bits, # LUT = 0, LUT format = CORDATA_FORMAT_MONO16 16 bits, # LUT = 0, LUT format = CORDATA_FORMAT_MONO16 8 bits, # LUT = 1, LUT format = CORDATA_FORMAT_COLORNI8 10 bits, # LUT = 1, LUT format = CORDATA_FORMAT_COLORNI10 10 bits, # LUT = 1, LUT format = CORDATA_FORMAT_COLORNI10 11 bits, # LUT = 1, LUT format = CORDATA_FORMAT_COLORNI10 12 bits, # LUT = 1, LUT format = CORDATA_FORMAT_COLORNI16 13 bits, # LUT = 1, LUT format = CORDATA_FORMAT_COLORNI16 14 bits, # LUT = 1, LUT format = CORDATA_FORMAT_COLORNI116 15 bits, # LUT = 1, LUT format = CORDATA_FORMAT_COLORNI116
CODACO DDM VIDEO CTD		12 bits, # LUT = 1, LUT format = CORDATA_FORMAT_COLORNI16
CORACO_PRM_VIDEO_STD		CORACO_VAL_VIDEO_STD_NON_STD (0x1)
	Mono Bayer RGB	CORACQ_VAL_FIELD_ORDER_NEXT_FIELD (0x4) min = 32 pixel max = 65536 pixel step = 1 pixel min = 32 pixel max = 16384 pixel step = 1 pixel
CORACQ_PRM_VACTIVE		min = 1 line max = 16777215 line step = 1 line
CORACQ_PRM_TIME_INTEGRATE_METHOD		CORACQ_VAL_TIME_INTEGRATE_METHOD_1 (0x1)

CORACQ_PRM_CAM_TRIGGER_METHOD		CORACQ_VAL_CAM_TRIGGER_METHOD_1 (0x1)
CORACQ_PRM_CAM_TRIGGER_POLARITY		CORACQ_VAL_ACTIVE_LOW (0x1) CORACQ_VAL_ACTIVE_HIGH (0x2)
CORACQ_PRM_CAM_TRIGGER_DURATION		min = 5 μsec max = 85899345 μs step = 1 μsec
	Mono RGB Bayer	Default Camera CXP Area Scan Mono Default Camera CXP Area Scan Color Default Camera CXP Bayer Area Scan Color
CORACQ_PRM_LINE_INTEGRATE_METHOD		CORACQ_VAL_LINE_INTEGRATE_METHOD_3 (0x4)
CORACQ_PRM_LINE_TRIGGER_METHOD		CORACQ_VAL_LINE_TRIGGER_METHOD_1 (0x1)
CORACQ_PRM_LINE_TRIGGER_POLARITY		CORACQ_VAL_ACTIVE_LOW (0x1) CORACQ_VAL_ACTIVE_HIGH (0x2)
CORACO_PRM_LINE_TRIGGER_DELAY		min = 0 nsec max = 4294967295 nsec step = 1 nsec
CORACO_PRM_LINE_TRIGGER_DURATION		min = 5000 nsec max = 4294967295 nsec step = 1 nsec
CORACQ_PRM_CHANNELS_ORDER		CORACQ_VAL_CHANNELS_ORDER_NORMAL (0x1)
CORACQ_PRM_CAM_LINE_TRIGGER_FREQ_MIN		1 Hz
CORACQ_PRM_CAM_LINE_TRIGGER_FREQ_MAX		10000000 Hz
CORACQ_PRM_CAM_TIME_INTEGRATE_DURATION_MIN		1 μs
CORACQ_PRM_CAM_TIME_INTEGRATE_DURATION_MAX		85899345 μs
CORACQ_PRM_CAM_IO_CONTROL (*)		
CORACQ_PRM_COLOR_ALIGNMENT B	Bayer	CORACQ_VAL_COLOR_ALIGNMENT_GB_RG (0x1) CORACQ_VAL_COLOR_ALIGNMENT_BG_GR (0x2) CORACQ_VAL_COLOR_ALIGNMENT_RG_GB (0x4) CORACQ_VAL_COLOR_ALIGNMENT_GR_BG (0x8)
CORACQ_PRM_COLOR_ALIGNMENT		Not available
CORACQ_PRM_CAM_CONTROL_DURING_READOUT		CORACQ_VAL_CAM_CONTROL_DURING_READOUT_INVALID (0x0) CORACQ_VAL_CAM_CONTROL_DURING_READOUT_VALID (0x01) CORACQ_VAL_CAM_CONTROL_DURING_READOUT_IGNORE (0x2)
CORACQ_PRM_DATA_LANES		min = 1 lane, max = 1, 2 or 4 lanes depending of board model and configuration selected
CORACQ_PRM_BIT_TRANSFER_RATE		1.250 Gbps 2.500 Gbps 3.125 Gbps 5.000 Gbps 6.250 Gbps 10.000 Gbps 12.500 Gbps

VIC Related Parameters

Table 10: VIC Related Parameters

Parameter		Values
CORACQ_PRM_CAMSEL	Mono RGB Bayer	CAMSEL_MONO = from 0 to 0 CAMSEL_RGB = from 0 to 0
CORACO_PRM_CROP_LEFT	Mono Bayer RGB	min = 0 pixel max = 65528 pixel step = 8 pixel min = 0 pixel max = 16376 pixel step = 8 pixel
CORACQ_PRM_CROP_TOP		min = 0 line max = 16777215 line step = 1 line

CODACO DDM CDCD MUDTU	B 4	min 22 pivol
CORACQ_PRM_CROP_WIDTH	Mono Bayer	min =32 pixel max = 65536 pixel step =8 pixel
	RGB	min =32 pixel max = 16384 pixel
		step =8 pixel
		* Maximum allowed is 64 kBytes, so maximum in pixels is dependent on the output pixel depth. For RGB-12, data is unpacked to 16161616, so maximum will be 8192 pixels.
CORACQ_PRM_CROP_HEIGHT		min = 1 line max = 16777215 line
		max = 16/7/215 line step = 1 line
CORACQ_PRM_DECIMATE_METHOD		CORACQ_VAL_DECIMATE_DISABLE (0x1)
CORACQ_PRM_LUT_ENABLE		TRUE FALSE
CORACQ_PRM_LUT_NUMBER		Default = 0
CORACQ_PRM_STROBE_ENABLE		TRUE FALSE
CORACQ_PRM_STROBE_METHOD		CORACQ_VAL_STROBE_METHOD_1 (0x1) CORACQ_VAL_STROBE_METHOD_3 (0x4) CORACQ_VAL_STROBE_METHOD_4 (0x8)
CORACQ_PRM_STROBE_POLARITY		CORACQ_VAL_ACTIVE_LOW (0x1) CORACQ_VAL_ACTIVE_HIGH (0x2)
CORACQ_PRM_STROBE_DURATION		min = 1 μs max = 85899345 μs step = 1 μs
CORACQ_PRM_STROBE_DELAY		min = 0 μs max = 85899345 μs step = 1 μs
CORACQ_PRM_TIME_INTEGRATE_ENABLE		TRUE FALSE
CORACQ_PRM_TIME_INTEGRATE_DURATION		min = 5 μs max = 85899345 μs step = 1 μs
CORACQ_PRM_CAM_TRIGGER_ENABLE		TRUE FALSE
CORACQ_PRM_OUTPUT_FORMAT	Mono Bayer	CORACQ_VAL_OUTPUT_FORMAT_MONO8 CORACQ_VAL_OUTPUT_FORMAT_MONO16
		CORACQ_VAL_OUTPUT_FORMAT_RGB8888 CORACQ_VAL_OUTPUT_FORMAT_RGB888
		CORACQ_VAL_OUTPUT_FORMAT_RGB101010
	RGB Bayer	CORACQ_VAL_OUTPUT_FORMAT_RGB16161616 CORACQ_VAL_OUTPUT_FORMAT_RGBP8 (8-bit only)
CORACQ_PRM_EXT_TRIGGER_ENABLE	22,01	CORACQ_VAL_EXT_TRIGGER_OFF (0x1) CORACQ_VAL_EXT_TRIGGER_ON (0x8)
CORACQ_PRM_VIC_NAME	Mono	Default Camera CXP Area Scan Mono
	RGB	Default Camera CXP Rever Assa Soon Color
COPACO PPM LIIT MAY	Bayer	Default Camera CXP Bayer Area Scan Color
CORACQ_PRM_LUT_MAX CORACQ_PRM_EXT_TRIGGER_DETECTION		1 CORACQ_VAL_ACTIVE_LOW (0x1)
COMOQ_FRW_LAI_INIGGER_DETECTION		CORACQ_VAL_ACTIVE_LOW (0X1) CORACQ_VAL_ACTIVE_HIGH (0x2) CORACQ_VAL_RISING_EDGE (0x4) CORACQ_VAL_FALLING_EDGE (0x8)
CORACQ_PRM_LUT_FORMAT	Mono RGB Bayer	Default = CORDATA_FORMAT_MONO8 Default = CORDATA_FORMAT_COLORNI8
CORACQ_PRM_LINE_INTEGRATE_ENABLE		TRUE FALSE
CORACQ_PRM_LINE_INTEGRATE_DURATION		min = 5000 nsec max = 4294967295 nsec step = 1 nsec
CORACQ_PRM_LINE_TRIGGER_ENABLE		TRUE FALSE
CORACQ_PRM_EXT_FRAME_TRIGGER_ENABLE		TRUE FALSE

CORACC_PRM_EXT_FRAME_TRIGGER_DETECTION CORACC_VAL_ACTIVE_INCHEC (0x/s)		
TALSE	CORACQ_PRM_EXT_FRAME_TRIGGER_DETECTION	CORACQ_VAL_ACTIVE_HIGH (0x2) CORACQ_VAL_RISING_EDGE (0x4) CORACQ_VAL_FALLING_EDGE (0x8) CORACQ_VAL_DOUBLE_PULSE_RISING_EDGE (0x20)
CORACO_PRM_INT_LINE_TRIGGER_ENABLE	CORACQ_PRM_EXT_LINE_TRIGGER_ENABLE	
TRUE	CORACQ_PRM_EXT_LINE_TRIGGER_DETECTION	
FALSE	CORACQ_PRM_SNAP_COUNT	Not Available
CORACQ_PRM_EXT_TRIGGER_LEVEL	CORACQ_PRM_INT_LINE_TRIGGER_ENABLE	
CORACO_PRM_EXT_TRIGGER_LEVEL	CORACQ_PRM_INT_LINE_TRIGGER_FREQ	Default = 5000 Hz
CORACO_PRM_STROBE_LEVEL CORACO_LAL_LEVEL_T_VOCATS (Ox48) CORACO_LAN_LEVEL_T_VOCATS (Ox48) CORACO_LAN_LEVEL_T_VOCATS (Ox48) CORACO_LAN_LEVEL_T_T (Ox1) CORACO_LAN_LEVEL_T_T (Ox1) CORACO_LAN_LEVEL_T_T (Ox1) CORACO_LAN_LEVEL_T_T (Ox1) CORACO_LAN_LEVEL_T_VOCATS (Ox040) CORACO_LAN_LEVEL_T_VOCATS (Ox040) CORACO_PRM_EXT_LINE_TRIGGER_LEVEL CORACO_PRM_LEVEL_T_X (Ox1) CORACO_LAN_LEVEL_T_X (O	CORACQ_PRM_BIT_ORDERING	CORACQ_VAL_BIT_ORDERING_STD (0x1)
CORACO_PRM_EXT_FRAME_TRIGGER_LEVEL CORACO_VAL_LEVEL_12VOLTS (0x040) CORACO_VAL_LEVEL_12VOLTS (0x040) CORACO_VAL_LEVEL_12VOLTS (0x040) CORACO_VAL_LEVEL_12VOLTS (0x040) CORACO_PRM_INT_LINE_TRIGGER_FREO_MIN B Hz CORACO_PRM_INT_LINE_TRIGGER_FREO_MIN S 8 Hz CORACO_PRM_INT_LINE_TRIGGER_FREO_MIN S 8 Hz CORACO_PRM_SHAFT_ENCODER_DROP min = 0 tick max = 254 tick step = 1 tick CORACO_PRM_SHAFT_ENCODER_ENABLE CORACO_PRM_SHAFT_ENCODER_ENABLE FALSE CORACO_PRM_EXT_TRIGGER_FREAME_COUNT min = 1 frame max = 254 124 frame step = 1 frame Note: Infinite not supported CORACO_PRM_INT_FRAME_TRIGGER_FREAME CORACO_PRM_INT_FRAME_TRIGGER_FREAME CORACO_PRM_STROBE_DELAY_2 CORACO_PRM_STROBE_DELAY_2 CORACO_PRM_STROBE_DELAY_2 CORACO_PRM_EXT_RIGGER_ENABLE CORACO_PRM_EXT_RIGGER_ENABLE CORACO_PRM_EXT_RIGGER_ENABLE CORACO_PRM_EXT_RIGGER_ENABLE CORACO_PRM_EXT_RIGGER_ENABLE CORACO_PRM_EXT_RIGGER_FREAME_COUNT min = 1 milli-Hz max = 10000000 milli-Hz step = 1 milli-Hz max = 10000000 milli-Hz step = 1 milli-Hz max = 250 42 frame step = 1 frame CORACO_PRM_EXT_RIGGER_DELAY_2 CORACO_VAL_FRAME_LENGTH_VARIABLE (0x2) CORACO_VAL_FREAME_LENGTH_VARIABLE (0x2) CORACO_VAL_FREAME_LENGTH_	CORACQ_PRM_EXT_TRIGGER_LEVEL	CORACQ_VAL_LEVEL_422 (0x2) CORACQ_VAL_LEVEL_12VOLTS (0x040)
CORACQ_VAL_LEVEL_122 (0x2) CORACQ_VAL_LEVEL_121VOLTS (0x040) CORACQ_VAL_LEVEL_24VOLTS (0x040) CORACQ_VAL_LEVEL_121VOLTS (0x8) CORACQ_PRM_EXT_LINE_TRIGGER_FREQ_MAN CORACQ_PRM_INT_LINE_TRIGGER_FREQ_MAN SOOOOO H2 CORACQ_PRM_INT_LINE_TRIGGER_FREQ_MAN SOOOOO H2 CORACQ_PRM_SHAFT_ENCODER_DROP min = 0 tick max = 254 tick step = 1 tick CORACQ_PRM_SHAFT_ENCODER_ENABLE TRUE FALSE CORACQ_PRM_EXT_TRIGGER_FREQ_COUNT min = 1 frame max = 225 142 frame step = 1 frame Note: Infinite not supported CORACQ_PRM_INT_FRAME_TRIGGER_ENABLE CORACQ_PRM_INT_FRAME_TRIGGER_ENABLE CORACQ_PRM_INT_FRAME_TRIGGER_FREQ min = 1 milli-12 max = 10000000 milli-112 step = 1 milli-112 max = 358 pos 345 po	CORACQ_PRM_STROBE_LEVEL	CORACQ_VAL_LEVEL_TTL (0x1)
CORACQ_PRM_INT_LINE_TRIGGER_FREQ_MAX CORACQ_PRM_INT_LINE_TRIGGER_FREQ_MAX CORACQ_PRM_SHAFT_ENCODER_DROP CORACQ_PRM_SHAFT_ENCODER_ENABLE CORACQ_PRM_SHAFT_ENCODER_ENABLE CORACQ_PRM_EXT_TRIGGER_FRAME_COUNT CORACQ_PRM_EXT_TRIGGER_FRAME_COUNT CORACQ_PRM_INT_FRAME_TRIGGER_ENABLE CORACQ_PRM_INT_FRAME_TRIGGER_ENABLE CORACQ_PRM_INT_FRAME_TRIGGER_FREQ CORACQ_PRM_INT_FRAME_TRIGGER_FREQ Min = 1 milli-ltz max = 100000000 milli-ltz step = 1 milli-ltz max = 10000000 milli-ltz step = 1 milli-ltz max = 255 µs step = 1 µs CORACQ_PRM_EXT_TRIGGER_DURATION min = 0 µs max = 255 µs step = 1 µs CORACQ_PRM_EXT_TRIGGER_DURATION coracq_PRM_EXT_TRIGGER_DURATION min = 0 µs max = 85899345 µs step = 1 µs CORACQ_PRM_CAM_TRIGGER_DURATION coracq_PRM_CAM_TRIGGER_DURATION min = 0 µs max = 85899345 µs step = 1 µs coracq_PRM_CAM_TRIGGER_DURATION coracq_PRM_CAM_TRIGGER_DURATION min = 0 µs max = 85899345 µs step = 1 µs coracq_PRM_LUT_NENTRIES 100000000000000000000000000000000000	CORACQ_PRM_EXT_FRAME_TRIGGER_LEVEL	CORACQ_VAL_LEVEL_422 (0x2) CORACQ_VAL_LEVEL_12VOLTS (0x040)
CORACQ_PRM_SHAFT_ENCODER_DROP CORACQ_PRM_SHAFT_ENCODER_DROP CORACQ_PRM_SHAFT_ENCODER_ENABLE CORACQ_PRM_SHAFT_ENCODER_ENABLE CORACQ_PRM_SHAFT_ENCODER_ENABLE CORACQ_PRM_EXT_TRIGGER_FRAME_COUNT CORACQ_PRM_EXT_TRIGGER_FRAME_COUNT CORACQ_PRM_INT_FRAME_TRIGGER_ENABLE CORACQ_PRM_INT_FRAME_TRIGGER_ENABLE CORACQ_PRM_INT_FRAME_TRIGGER_FREQ CORACQ_PRM_INT_FRAME_TRIGGER_FREQ CORACQ_PRM_STROBE_DELAY_2 CORACQ_PRM_STROBE_DELAY_2 CORACQ_PRM_EXT_CRIGGER_ENABLE CORACQ_PRM_EXT_CRIGGER_ENABLE CORACQ_PRM_EXT_CRIGGER_DELAY CORACQ_VAL_FRAME_LENGTH CORACQ_VAL_FRAME_LENGTH_VARIABLE (0x2) CORACQ_VAL_FRAME_LENGTH_VARIABLE (0x2) CORACQ_PRM_EXT_TRIGGER_DURATION CORACQ_VAL_FLIP_OFF (0x00) CORACQ_VAL_FLIP_HORZ (0x01) CORACQ_PRM_EXT_TRIGGER_DURATION CORACQ_VAL_FLIP_HORZ (0x01) CORACQ_PRM_EXT_TRIGGER_DURATION CORACQ_PRM_EXT_TRIGGER_DURATION CORACQ_PRM_EXT_TRIGGER_DURATION CORACQ_PRM_EXT_TRIGGER_DURATION CORACQ_VAL_FLIP_LOTE (0x00) CORACQ_PRM_EXT_TRIGGER_DURATION CORACQ_PRM_EXT_TRIGGER_DURATION CORACQ_PRM_EXT_TRIGGER_DURATION CORACQ_PRM_EXT_TRIGGER_DURATION CORACQ_PRM_EXT_TRIGGER_DURATION CORACQ_VAL_LEVEL_TTL (0x1) CORACQ_PRM_EXT_TRIGGER_DURATION CORACQ_VAL_LEVEL_TTL (0x1) CORACQ_VAL_	CORACQ_PRM_EXT_LINE_TRIGGER_LEVEL	
CORACQ_PRM_SHAFT_ENCODER_DROP min = 0 tick max = 254 tick step = 1 tick CORACQ_PRM_SHAFT_ENCODER_ENABLE CORACQ_PRM_EXT_TRIGGER_FRAME_COUNT min = 1 frame step = 1 frame step = 1 frame Note: Infinite not supported CORACQ_PRM_INT_FRAME_TRIGGER_ENABLE FALSE CORACQ_PRM_INT_FRAME_TRIGGER_ENABLE CORACQ_PRM_INT_FRAME_TRIGGER_FREQ min = 1 milli-Hz max = 10000000 milli-Hz step = 1 milli-Hz max = 255	CORACQ_PRM_INT_LINE_TRIGGER_FREQ_MIN	8 Hz
min = 0 tick max = 254 tick step = 1 tick CORACO_PRM_SHAFT_ENCODER_ENABLE CORACO_PRM_EXT_TRIGGER_FRAME_COUNT min = 1 frame max = 262142 frame step = 1 tick CORACO_PRM_EXT_TRIGGER_FRAME_COUNT min = 1 frame max = 262142 frame Note: Infinite not supported CORACO_PRM_INT_FRAME_TRIGGER_ENABLE CORACO_PRM_INT_FRAME_TRIGGER_FREQ min = 1 milli-Hz max = 10000000 milli-Hz step = 1 milli-Hz CORACO_PRM_STROBE_DELAY_2 Not Available CORACO_VAL_FRAME_LENGTH_FIX (0x1) CORACO_VAL_FRAME_LENGTH_VARIABLE (0x2) CORACO_VAL_FRAME_LENGTH_VARIABLE (0x2) CORACO_VAL_FRAME_LENGTH_VARIABLE (0x2) CORACO_VAL_FLIP_JOFF (0x00) CORACO_VAL_FLIP_JOFF (0x00) CORACO_VAL_FLIP_JORZ (0x01) min = 0 ys max = 85899345 ys step = 1 ys CORACO_PRM_CAM_TRIGGER_DELAY min = 0 ys max = 85899345 ys step = 1 ys CORACO_PRM_CAM_TRIGGER_DELAY min = 0 ys max = 85899345 ys step = 1 ys CORACO_PRM_CAM_TRIGGER_DELAY min = 0 ys max = 85899345 ys step = 1 ys CORACO_PRM_SHAFT_ENCODER_LEVEL CORACO_PRM_LUT_NENTRIES 8-bit/pixel component 10-bit/pixel component 11-bit/pixel compo	CORACQ_PRM_INT_LINE_TRIGGER_FREQ_MAX	500000 Hz
max = 254 tick step = 1 tick CORACO_PRM_SHAFT_ENCODER_ENABLE CORACO_PRM_EXT_TRIGGER_FRAME_COUNT min = 1 frame max = 262142 frame step = 1 flame Note: Infinite not supported CORACO_PRM_INT_FRAME_TRIGGER_ENABLE FALSE CORACO_PRM_INT_FRAME_TRIGGER_ENABLE CORACO_PRM_INT_FRAME_TRIGGER_FREQ min = 1 milli-Hz max = 100000000 milli-Hz step = 1 milli-Hz max = 100000000 milli-Hz step = 1 milli-Hz max = 10000000 milli-Hz step = 1 milli-Hz CORACO_PRM_STROBE_DELAY_2 Not Available CORACO_VAL_FRAME_LENGTH—(CORACO_VAL_FRAME_LENGTH_IVA(NT)) CORACO_VAL_FRAME_LENGTH_VARIABLE (0x2) CORACO_PRM_FILIP CORACO_VAL_FRAME_LENGTH_VARIABLE (0x2) CORACO_VAL_FLIP_HORZ (0x01) min = 0 µs max = 255 µs step = 1 µs CORACO_PRM_TIME_INTEGRATE_DELAY min = 0 µs max = 88899345 µs step = 1 µs CORACO_PRM_CAM_TRIGGER_DELAY min = 0 µs max = 88899345 µs step = 1 µs CORACO_PRM_SHAFT_ENCODER_LEVEL CORACO_PRM_SHAFT_ENCODER_LEVEL CORACO_VAL_LEVEL_TIL (0x1) CORACO_VAL_LEVEL_422 (0x2) CORACO_PRM_LUT_NENTRIES 8-bit/pixel component 10-bit/pixel component 11-bit/pixel component 11-bit/pixel component 14/16-bit/pixel component	CORACQ_PRM_MASTER_MODE	Not available
CORACO_PRM_EXT_TRIGGER_FRAME_COUNT min = 1 frame max = 262142 frame step = 1 frame Note: infinite not supported CORACO_PRM_INT_FRAME_TRIGGER_ENABLE TRUE FALSE CORACO_PRM_INT_FRAME_TRIGGER_FREQ min = 1 milli-Hz max = 10000000 milli-Hz step = 1 milli-Hz max = 10000000 CORACO_VAL_FRAME_LENGTH_IX (0x1) CORACO_VAL_FRAME_LENGTH_IX (0x1) CORACO_VAL_FRAME_LENGTH_VARIABLE (0x2) CORACO_VAL_FRAME_LENGTH_VARIABLE (0x2) CORACO_VAL_FRAME_LENGTH_VARIABLE (0x2) CORACO_VAL_FRAME_LENGTH_VARIABLE (0x2) CORACO_VAL_FRAME_INTEGER_OUTHOR min = 0 µs max = 255 µs step = 1 µs CORACO_PRM_EXT_TRIGGER_DELAY min = 0 µs max = 85899345 µs step = 1 µs CORACO_PRM_CAM_TRIGGER_DELAY min = 0 µs max = 85899345 µs step = 1 µs CORACO_VAL_ELEVEL_TTL (0x1) CORACO_VAL_EVEL_TTL (0x1) CORACO_VAL_EV	CORACQ_PRM_SHAFT_ENCODER_DROP	max = 254 tick
max = 262142 frame step = 1 frame Note: Infinite not supported CORACQ_PRM_INT_FRAME_TRIGGER_ENABLE TRUE FALSE CORACQ_PRM_INT_FRAME_TRIGGER_FREQ min = 1 milli-Hz max = 10000000 milli-Hz step = 1 milli-Hz CORACQ_PRM_STROBE_DELAY_2 Not Available CORACQ_PRM_FRAME_LENGTH CORACQ_VAL_FRAME_LENGTH_FIX (0x1) CORACQ_VAL_FRAME_LENGTH_VARIABLE (0x2) CORACQ_PRM_FILP CORACQ_VAL_FLIP_OFF (0x00) CORACQ_VAL_FLIP_HORZ (0x01) CORACQ_PRM_EXT_TRIGGER_DURATION min = 0 μs max = 255 μs step = 1 μs CORACQ_PRM_TIME_INTEGRATE_DELAY min = 0 μs max = 85899345 μs step = 1 μs CORACQ_PRM_CAM_TRIGGER_DELAY min = 0 μs max = 85899345 μs step = 1 μs CORACQ_PRM_SHAFT_ENCODER_LEVEL CORACQ_VAL_LEVEL_TTL (0x1) CORACQ_VAL_TEVEL_TTL (0x1) CO	CORACQ_PRM_SHAFT_ENCODER_ENABLE	
FALSE CORACQ_PRM_INT_FRAME_TRIGGER_FREQ min = 1 milli-Hz max = 100000000 milli-Hz step = 1 milli-Hz max = 100000000 milli-Hz step = 1 milli-Hz CORACQ_PRM_STROBE_DELAY_2 Not Available CORACQ_PRM_FRAME_LENGTH CORACQ_VAL_FRAME_LENGTH_FIX (0x1) CORACQ_VAL_FRAME_LENGTH_VARIABLE (0x2) CORACQ_PRM_FIIP CORACQ_VAL_FRAME_LENGTH_VARIABLE (0x2) CORACQ_PRM_EXT_TRIGGER_DURATION min = 0 µs max = 255 µs step = 1 µs CORACQ_PRM_TIME_INTEGRATE_DELAY min = 0 µs max = 85899345 µs step = 1 µs CORACQ_PRM_CAM_TRIGGER_DELAY min = 0 µs max = 85899345 µs step = 1 µs CORACQ_PRM_SHAFT_ENCODER_LEVEL CORACQ_PRM_SHAFT_ENCODER_LEVEL CORACQ_VAL_LEVEL_TTL (0x1) CORACQ_VAL_LEVEL_TTL (0x1) CORACQ_VAL_LEVEL_TTL (0x2) CORACQ_VAL_LEVEL_TTL (0x1) CORACQ_VAL_LEVEL_TTL (0x2) CORACQ_VAL_LEVEL_TTL (0x1) CORACQ_VAL_LEVEL_TTL (0x2) CORACQ_VAL_LEVEL_TTL (0x2) CORACQ_VAL_LEVEL_TTL (0x3) CORACQ_VAL_LEVEL_TTL (0x4) CORACQ_VAL_TEVEL_TTL (0x4) CORACQ_VAL_TEVEL_	CORACQ_PRM_EXT_TRIGGER_FRAME_COUNT	max = 262142 frame step = 1 frame
max = 10000000 milli-Hz step = 1 milli-Hz step = 1 milli-Hz CORACQ_PRM_STROBE_DELAY_2 Not Available CORACQ_PRM_FRAME_LENGTH CORACQ_VAL_FRAME_LENGTH_FIX (0x1) CORACQ_PRM_FRAME_LENGTH_VARIABLE (0x2) CORACQ_PRM_FLIP CORACQ_VAL_FLIP_HORZ (0x01) CORACQ_PRM_EXT_TRIGGER_DURATION min = 0 μs max = 255 μs step = 1 μs CORACQ_PRM_TIME_INTEGRATE_DELAY min = 0 μs max = 85899345 μs step = 1 μs CORACQ_PRM_CAM_TRIGGER_DELAY min = 0 μs max = 85899345 μs step = 1 μs CORACQ_PRM_SHAFT_ENCODER_LEVEL CORACQ_VAL_LEVEL_TTL (0x1) coraco_VAL_LEVEL_422 (0x2) CORACQ_PRM_LUT_NENTRIES 8-bit/pixel component 10-bit/pixel component 12-bit/pixel component 14/16-bit/pixel compo	CORACQ_PRM_INT_FRAME_TRIGGER_ENABLE	
CORACO_PRM_FRAME_LENGTH CORACO_VAL_FRAME_LENGTH_FIX (0x1) CORACO_VAL_FRAME_LENGTH_VARIABLE (0x2) CORACO_PRM_FLIP CORACO_VAL_FLIP_OFF (0x00) CORACO_VAL_FLIP_HORZ (0x01) CORACO_PRM_EXT_TRIGGER_DURATION min = 0 \mus_ max = 255 \mus_ step = 1 \mus min = 0 \mus_ max = 85899345 \mus_ step = 1 \mus CORACO_PRM_CAM_TRIGGER_DELAY min = 0 \mus_ max = 85899345 \mus_ step = 1 \mus CORACO_PRM_SHAFT_ENCODER_LEVEL CORACO_PRM_SHAFT_ENCODER_LEVEL CORACO_VAL_LEVEL_TIL (0x1) CORACO_VAL_LEVEL_422 (0x2) CORACO_PRM_LUT_NENTRIES 8-bit/pixel component 10-bit/pixel component 114/16-bit/pixel component 14/16-bit/pixel compo	CORACQ_PRM_INT_FRAME_TRIGGER_FREQ	max = 10000000 milli-Hz
CORACQ_PRM_FLIP CORACQ_PRM_EXT_TRIGGER_DURATION min = 0 \(\mu \)s max = 255 \(\mu \)s max = 85899345 \(\mu \)s step = 1 \(\mu \)s max = 85899345 \(\mu \)s step = 1 \(\mu \)s max = 85899345 \(\mu \)s step = 1 \(\mu \)s max = 85899345 \(\mu \)s step = 1 \(\mu \)s max = 85899345 \(\mu \)s step = 1 \(\mu \)s coraco_prm_cam_trigger_delay min = 0 \(\mu \)s max = 85899345 \(\mu \)s step = 1 \(\mu \)s max = 85899345 \(\mu \)s step = 1 \(\mu \)s coraco_prm_shaft_encoder_level COraco_val_level_ttl (ox1) coraco_val_level_422 (ox2) COraco_val_level_422 (ox2) COraco_prm_lut_nentries 8-bit/pixel component 10-bit/pixel component 114/16-bit/pixel component 14/16-bit/pixel component 14/	CORACQ_PRM_STROBE_DELAY_2	Not Available
CORACQ_PRM_EXT_TRIGGER_DURATION min = 0 \(\mu s\) max = 255 \(\mu s\) step = 1 \(\mu s\) max = 85899345 \(\mu s\) step = 1 \(\mu s\) CORACQ_PRM_CAM_TRIGGER_DELAY min = 0 \(\mu s\) max = 85899345 \(\mu s\) step = 1 \(\mu s\) max = 85899345 \(\mu s\) step = 1 \(\mu s\) coracq_PRM_SHAFT_ENCODER_LEVEL CORACQ_PRM_SHAFT_ENCODER_LEVEL CORACQ_VAL_LEVEL_TTL (0x1) CORACQ_VAL_LEVEL_422 (0x2) CORACQ_PRM_LUT_NENTRIES 8-bit/pixel component 10-bit/pixel component 12-bit/pixel component 12-bit/pixel component 14/16-bit/pixel component 14/16-bit/pixel component 0 entries CORACQ_PRM_EXT_FRAME_TRIGGER_SOURCE (*) min = 0 max = 7	CORACQ_PRM_FRAME_LENGTH	
max = 255 μs step = 1 μs CORACQ_PRM_TIME_INTEGRATE_DELAY min = 0 μs max = 85899345 μs step = 1 μs CORACQ_PRM_CAM_TRIGGER_DELAY min = 0 μs max = 85899345 μs step = 1 μs CORACQ_PRM_SHAFT_ENCODER_LEVEL CORACQ_VAL_LEVEL_TTL (0x1) CORACQ_VAL_LEVEL_422 (0x2) CORACQ_PRM_LUT_NENTRIES 8-bit/pixel component 10-bit/pixel component 12-bit/pixel component 12-bit/pixel component 14/16-bit/pixel component 14/16	CORACQ_PRM_FLIP	
$ \begin{array}{c} max = 85899345 \; \mu s \\ step = 1 \; \mu s \\ \\ CORACQ_PRM_CAM_TRIGGER_DELAY \\ min = 0 \; \mu s \\ max = 85899345 \; \mu s \\ step = 1 \; \mu s \\ \\ CORACQ_PRM_SHAFT_ENCODER_LEVEL \\ CORACQ_VAL_LEVEL_TTL \; (0x1) \\ CORACQ_VAL_LEVEL_422 \; (0x2) \\ \\ CORACQ_PRM_LUT_NENTRIES \\ 10-bit/pixel \; component \\ 12-bit/pixel \; component \\ 12-bit/pixel \; component \\ 14/16-bit/pixel \; compo$	CORACQ_PRM_EXT_TRIGGER_DURATION	$max = 255 \mu s$
$max = 85899345 \ \mu s \\ step = 1 \ \mu s$ $CORACQ_PRM_SHAFT_ENCODER_LEVEL$ $CORACQ_VAL_LEVEL_TTL \ (0x1) \\ CORACQ_VAL_LEVEL_422 \ (0x2)$ $CORACQ_PRM_LUT_NENTRIES \qquad 8-bit/pixel \ component \\ 10-bit/pixel \ component \\ 12-bit/pixel \ component \\ 14/16-bit/pixel \ component \\ 14/$	CORACQ_PRM_TIME_INTEGRATE_DELAY	$max = 85899345 \mu s$
CORACQ_PRM_LUT_NENTRIES 8-bit/pixel component 10-bit/pixel component 12-bit/pixel component 14/16-bit/pixel component 14/16-bit/pixel component 14/16-pixel component 14/16-pixel component 14/16-pixel component 14/16-pixel component 14/16-pixel component 14/16-pixel component 0 entries CORACQ_PRM_EXT_FRAME_TRIGGER_SOURCE (*) min = 0 max = 7	CORACQ_PRM_CAM_TRIGGER_DELAY	$max = 85899345 \mu s$
10-bit/pixel component 12-bit/pixel component 14/16-bit/pixel component 14/16-bit/pixel component 14/16-Bit/pixel component 14/16-bit/pixel component 0 entries CORACQ_PRM_EXT_FRAME_TRIGGER_SOURCE (*) min = 0 max = 7	CORACQ_PRM_SHAFT_ENCODER_LEVEL	
max = 7	10-bit/pixel component 12-bit/pixel component	1024 entries 4096 entries
117p 1	CORACQ_PRM_EXT_FRAME_TRIGGER_SOURCE (*)	

CORACQ_PRM_EXT_LINE_TRIGGER_SOURCE (*)		min = 0 max = 5 step = 1
CORACQ_PRM_EXT_TRIGGER_SOURCE (*)		min = 0 max = 7 step = 1
CORACQ_PRM_SHAFT_ENCODER_MULTIPLY		$min = 1$ $max = 32$ $step = (2^{N})$
CORACQ_PRM_EXT_TRIGGER_DELAY		min = 0 max = 16777215 step = 1
CORACQ_PRM_EXT_TRIGGER_DELAY_TIME_BASE		CORACQ_VAL_TIME_BASE_LINE_VALID (0x4) CORACQ_VAL_TIME_BASE_LINE_TRIGGER (0x8) CORACQ_VAL_TIME_BASE_SHAFT_ENCODER (0x40) CORACQ_VAL_TIME_BASE_NS (0x80)
CORACQ_PRM_COLOR_DECODER_ENABLE	Mono RGB Bayer	Not Available TRUE
		FALSE
CORACQ_PRM_COLOR_DECODER_METHOD	Bayer	CORACQ_VAL_COLOR_DECODER_METHOD_1 (0x1)
CORACQ_PRM_WB_GAIN	RGB Bayer	min = 100000 max = 900000 step = 1
CORACQ_PRM_WB_GAIN_RED	RGB Bayer	min = 100000 max = 900000 step = 1
CORACQ_PRM_WB_GAIN_GREEN	RGB Bayer	min = 100000 max = 900000 step = 1
CORACQ_PRM_WB_GAIN_BLUE	RGB Bayer	min = 100000 max = 900000 step = 1
CORACQ_PRM_EXT_TRIGGER_IGNORE_DELAY		min = 0 max = 85899345 step = 1
CORACQ_PRM_BOARD_SYNC_OUTPUT1_SOURCE (*)		min = 0 max = 6 step = 1
CORACQ_PRM_BOARD_SYNC_OUTPUT2_SOURCE (*)		min = 0 max = 6 step = 1
CORACQ_PRM_EXT_TRIGGER_SOURCE_STR		[0] = Automatic [1] = External Trigger #1 [2] = External Trigger #2 [3] = Board Sync #1 [4] = Board Sync #2 [5] = Software Trigger [6] = External Trigger #3 [7] = External Trigger #4
CORACQ_PRM_EXT_LINE_TRIGGER_SOURCE_STR		[0] = Automatic [1] = Shaft Encoder Phase A [2] = Shaft Encoder Phase B [3] = Shaft Encoder Phase A & B [4] = Board Sync #1 [5] = Board Sync #2
CORACQ_PRM_VERTICAL_TIMEOUT_DELAY		Not Available
CORACQ_PRM_POCXP_ENABLE		TRUE FALSE
CORACQ_PRM_SHAFT_ENCODER_DIRECTION		CORACQ_VAL_SHAFT_ENCODER_DIRECTION_IGNORE (0x00) CORACQ_VAL_SHAFT_ENCODER_DIRECTION_FORWARD (0x01) CORACQ_VAL_SHAFT_ENCODER_DIRECTION_REVERSE (0x02) CORACQ_VAL_SHAFT_ENCODER_DIRECTION_RESCAN (0x4) CORACQ_VAL_SHAFT_ENCODER_DIRECTION_COUNT (0x8)
CORACQ_PRM_LINE_TRIGGER_AUTO_DELAY		CORACQ_VAL_LINE_TRIGGER_AUTO_DELAY_DISABLE (0x0) CORACQ_VAL_LINE_TRIGGER_AUTO_DELAY_FREQ_MAX (0x2)
CORACQ_PRM_TIME_STAMP_BASE		CORACQ_VAL_TIME_BASE_US (0x1) CORACQ_VAL_TIME_BASE_LINE_VALID (0X4) CORACQ_VAL_TIME_BASE_LINE_TRIGGER (0X8) CORACQ_VAL_TIME_BASE_SHAFT_ENCODER (0X40) CORACQ_VAL_TIME_BASE_100NS (0x200)

CORACQ_PRM_BOARD_SYNC_OUTPUT1_SOURCE_STR	[0] = Disabled [1] = External Frame Trigger [2] = Reserved [3] = External Trigger Ignore Region [4] = Shaft Encoder Before Mult/Drop [5] = Shaft Encoder After Mult/Drop [6] = Internal Line Trigger
CORACQ_PRM_BOARD_SYNC_OUTPUT2_SOURCE_STR	[0] = Disabled [1] = External Frame Trigger [2] = Reserved [3] = External Trigger Ignore Region [4] = Shaft Encoder Before Mult/Drop [5] = Shaft Encoder After Mult/Drop [6] = Internal Line Trigger
CORACQ_PRM_SHAFT_ENCODER_ORDER	CORACQ_VAL_SHAFT_ENCODER_ORDER_AUTO (0X0) CORACQ_VAL_SHAFT_ENCODER_ORDER_DROP_MULTIPLY (0X1) CORACQ_VAL_SHAFT_ENCODER_ORDER_MULTIPLY_DROP (0X2) * For auto mode, the order is multiply/drop.
CORACQ_PRM_CAM_FRAMES_PER_TRIGGER	Not Available
CORACQ_PRM_LINE_INTEGRATE_TIME_BASE	CORACQ_VAL_TIME_BASE_NS (0X80)
CORACQ_PRM_EXT_TRIGGER_IGNORE_REGION_DURATION	min = 0 μs max = 6553 μs step = 1 μs
CORACQ_PRM_STROBE_DESTINATION (*)	min = 0 max = 4 step = 1
CORACQ_PRM_STROBE_DESTINATION_STR	[0] = Automatic [1] = Strobe #1 [2] = Strobe #2 [3] = Strobe #3 [4] = Strobe #4
CORACQ_PRM_SHAFT_ENCODER_AVERAGING_ENABLE	TRUE FALSE
CORACQ_PRM_SHAFT_ENCODER_AVERAGING_PULSES	max 'N' = 8 (ie 2**N Pulses)
CORACQ_PRM_SHAFT_ENCODER_AVERAGING_PERIOD_MIN	50 nsec
CORACQ_PRM_SHAFT_ENCODER_AVERAGING_PERIOD_MAX	2000000 nsec
CORACQ_PRM_HDR_ENABLE	Not Available

ACQ Related Parameters

Table 11: Acquisition Related Parameters

Parameter		Values
CORACQ_PRM_LABEL	Mono RGB	CXP Mono CXP Color RGB
CORACQ_PRM_EVENT_TYPE		CORACQ_VAL_EVENT_TYPE_START_OF_FRAME CORACQ_VAL_EVENT_TYPE_END_OF_FRAME CORACQ_VAL_EVENT_TYPE_EXTERNAL_TRIGGER CORACQ_VAL_EVENT_TYPE_VERTICAL_SYNC CORACQ_VAL_EVENT_TYPE_FRAME_LOST CORACQ_VAL_EVENT_TYPE_DATA_OVERFLOW CORACQ_VAL_EVENT_TYPE_EXTERNAL_TRIGGER_IGNORED CORACQ_VAL_EVENT_TYPE_EXTERNAL_TRIGGER_TOO_SLOW CORACQ_VAL_EVENT_TYPE_LINK_ERROR CORACQ_VAL_EVENT_TYPE_LINK_ERROR CORACQ_VAL_EVENT_TYPE_SHAFT_ENCODER_REVERSE_COUNT_OVERFLOW CORACQ_VAL_EVENT_TYPE_LINE_TRIGGER_TOO_FAST
CORACQ_PRM_EVENT_TYPE_EX		CORACQ_VAL_EVENT_TYPE_START_OF_FRAME CORACQ_VAL_EVENT_TYPE_END_OF_FRAME CORACQ_VAL_EVENT_TYPE_EXTERNAL_TRIGGER CORACQ_VAL_EVENT_TYPE_VERTICAL_SYNC CORACQ_VAL_EVENT_TYPE_FRAME_LOST CORACQ_VAL_EVENT_TYPE_DATA_OVERFLOW CORACQ_VAL_EVENT_TYPE_EXTERNAL_TRIGGER_IGNORED CORACQ_VAL_EVENT_TYPE_EXT_LINE_TRIGGER_TOO_SLOW CORACQ_VAL_EVENT_TYPE_LINK_ERROR CORACQ_VAL_EVENT_TYPE_SHAFT_ENCODER_REVERSE_COUNT_OVERFLOW CORACQ_VAL_EVENT_TYPE_LINE_TRIGGER_TOO_FAST CORACQ_VAL_EVENT_TYPE_LINK_LOCK CORACQ_VAL_EVENT_TYPE_LINK_LOCK
CORACQ_PRM_SIGNAL_STATUS		CORACQ_VAL_SIGNAL_HSYNC_PRESENT CORACQ_VAL_SIGNAL_VSYNC_PRESENT CORACQ_VAL_SIGNAL_POWER_PRESENT CORACQ_VAL_SIGNAL_POCXP_ACTIVE CORACQ_VAL_SIGNAL_POCXP_ACTIVE_2 CORACQ_VAL_SIGNAL_POCXP_ACTIVE_3 CORACQ_VAL_SIGNAL_POCXP_ACTIVE_4 CORACQ_VAL_SIGNAL_LINK_LOCK CORACQ_VAL_SIGNAL_LANE1_LOCK CORACQ_VAL_SIGNAL_LANE1_LOCK CORACQ_VAL_SIGNAL_LANE3_LOCK CORACQ_VAL_SIGNAL_LANE3_LOCK CORACQ_VAL_SIGNAL_LANE3_LOCK CORACQ_VAL_SIGNAL_LANE4_LOCK CORACQ_VAL_SIGNAL_LANE4_LOCK CORACQ_VAL_SIGNAL_DATA_LANES
CORACQ_PRM_FLAT_FIELD_ENABLE	Mono RGB Bayer	TRUE / FALSE Not available
CORACQ_CAP_FLAT_FIELD_OFFSET	8-bit Mono	min = 0 max = 255 step = 1
	10-bit Mono	min = 0 max = 1023 step = 1
	12-bit Mono	min = 0 max = 4095 step = 1
	14-bit Mono	min = 0 max = 16383 step = 1
	16-bit Mono	Not Available

_CAP_FLAT_FIELD_GAIN 8-bit Mor	
	min = 0 max = 255
	step = 1
10-bit Mor	min = 0
	max = 1023
	step = 1
12-bit Mor	min = 0 max = 4095
	step = 1
14-bit Mor	·
	max = 16383
	step = 1
16-bit Mor	Not Available
_CAP_FLAT_FIELD_GAIN_DIVISOR 8-bit Mor	08x0
10-bit Mor	0x200
12-bit Mor	0x800
14-bit Mor	0x2000
16-bit Mor	Not Available
_PRM_FLAT_FIELD_PIXEL_REPLACEMENT)	CORACQ_VAL_FLAT_FIELD_PIXEL_REPLACEMENT_METHOD_2 (Pixel replacement is done by averaging the 2 neighborhood pixels. When one of the neighbors is not available (border image pixels, the pixel is simply replaced with the available neighbor)
PRM FLAT FIELD SET SELECT	min = 0
	max = 16
	step = 1
_PRM_TIME_STAMP	Available
_PRM_IMAGE_FILTER_ENABLE	Not Available
_PRM_SHAFT_ENCODER_REVERSE_COUNT	Max = 65536 ticks
_PRM_META_DATA	CORACQ_VAL_META_DATA_PER_LINE_RIGHT (0x2)
_PRM_SHAFT_ENCODER_STATUS	CORACQ_VAL_SHAFT_ENCODER_STATUS_DIRECTION_FORWARD / CORACQ_VAL_SHAFT_ENCODER_STATUS_DIRECTION_REVERSE (0x1) CORACQ_VAL_SHAFT_ENCODER_STATUS_TOO_SLOW (0x2) CORACQ_VAL_SHAFT_ENCODER_STATUS_REVERSE_COUNT_OVERFLOW (0x4)
_PRM_SHAFT_ENCODER_COUNT	Available

Transfer Related Capabilities

Capability	Values
CORXFER_CAP_NB_INT_BUFFERS	CORXFER_VAL_NB_INT_BUFFERS_AUTO (0x2)
CORXFER_CAP_MAX_XFER_SIZE	4294967040 Bytes
CORXFER_CAP_MAX_FRAME_COUNT	16777215 Frames
CORXFER_CAP_COUNTER_STAMP_AVAILABLE	FALSE
CORXFER_CAP_TRANSFER_SYNC	CORXFER_VAL_TRANSFER_SYNC_SUPPORTED (0x1)

Table 12: Transfer Related Capabilities

Transfer Related Parameters

Table 13: Transfer Related Parameters

Parameter	Values
CORXFER_PRM_EVENT_TYPE CORXFER_PRM_EVENT_TYPE_EX	CORXFER_VAL_EVENT_TYPE_START_OF_FRAME CORXFER_VAL_EVENT_TYPE_END_OF_FRAME CORXFER_VAL_EVENT_TYPE_END_OF_LINE CORXFER_VAL_EVENT_TYPE_END_OF_NLINES CORXFER_VAL_EVENT_TYPE_END_OF_TRANSFER
CORXFER_PRM_START_MODE	CORXFER_VAL_START_MODE_ASYNCHRONOUS (0x0) CORXFER_VAL_START_MODE_SYNCHRONOUS (0x1) CORXFER_VAL_START_MODE_HALF_ASYNCHRONOUS (0x2) CORXFER_VAL_START_MODE_SEQUENTIAL (0x3)
CORXFER_PRM_CYCLE_MODE	CORXFER_VAL_CYCLE_MODE_ASYNCHRONOUS (0x0) CORXFER_VAL_CYCLE_MODE_SYNCHRONOUS_WITH_TRASH (0x2) CORXFER_VAL_CYCLE_MODE_OFF (0x3) CORXFER_VAL_CYCLE_MODE_SYNCHRONOUS_NEXT_EMPTY_WITH_TRASH (0x5)
CORXFER_PRM_FLIP	CORXFER_VAL_FLIP_OFF (0x0) CORXFER_VAL_FLIP_VERT (0x2)
CORXFER_PRM_INT_BUFFERS	* Depends on acquired image size. By default driver will optimize the number of on-board buffers.
CORXFER_PRM_EVENT_COUNT_SOURCE	CORXFER_VAL_EVENT_COUNT_SOURCE_DST (0x1) CORXFER_VAL_EVENT_COUNT_SOURCE_SRC (0x2)
CORXFER_PRM_BUFFER_TIMESTAMP_MODULE	CORXFER_VAL_BUFFER_TIMESTAMP_MODULE_ACQ (0x1) CORXFER_VAL_BUFFER_TIMESTAMP_MODULE_XFER (0x13)
CORXFER_PRM_BUFFER_TIMESTAMP_EVENT (ACQ Related)	CORACQ_VAL_EVENT_TYPE_START_OF_FRAME (0x80000) CORACQ_VAL_EVENT_TYPE_EXTERNAL_TRIGGER (0x1000000)
CORXFER_PRM_BUFFER_TIMESTAMP_EVENT (XFER Related)	CORXFER_VAL_EVENT_TYPE_END_OF_FRAME (0x800000)
CORXFER_PRM_LINE_MERGING	CORXFER_VAL_LINE_MERGING_AUTO (0x0) CORXFER_VAL_LINE_MERGING_OFF (0x2)

General Outputs #1: Related Capabilities (for GIO Module #0)

Outputs available on connector J7 and J8.

Table 14: GIO-0 Related Capabilities

Capability	Values
CORGIO_CAP_IO_COUNT	8 I/Os
CORGIO_CAP_DIR_OUTPUT	0xff
CORGIO_CAP_DIR_TRISTATE	0xff
CORGIO_CAP_EVENT_TYPE	Not Available
CORGIO_CAP_READ_ONLY	0x01 (* depends on strobe outputs reserved for acquisition device)

General Outputs #1: Related Parameters (for GIO Module #0)

Table 15: GIO-0 Related Parameters

Parameter	Values
CORGIO_PRM_LABEL	General Outputs #1
CORGIO_PRM_DEVICE_ID	0
CORGIO_PRM_OUTPUT_TYPE	CORGIO_VAL_OUTPUT_TYPE_LVTTL (0x20)
CORGIO_PRM_CONNECTOR	CORGIO_VAL_CONNECTOR_1 (0x1)

General Inputs #1: Related Capabilities (for GIO Module #1)

Inputs available on connector J7 and J8.

Table 16: GIO-1 Related Capabilities

Capability	Values
CORGIO_CAP_IO_COUNT	4 1/Os
CORGIO_CAP_DIR_OUTPUT	0x0
CORGIO_CAP_DIR_TRISTATE	0x0
CORGIO_CAP_EVENT_TYPE	CORGIO_VAL_EVENT_TYPE_RISING_EDGE (0x1) CORGIO_VAL_EVENT_TYPE_FALLING_EDGE (0x2)
CORGIO_CAP_READ_ONLY	0x03 (* depends on external trigger inputs reserved for acquisition device)

General Inputs #1: Related Parameters (for GIO Module #1)

Table 17: GIO-1 Related Parameters

Parameter	Values
CORGIO_PRM_LABEL	General Inputs #1
CORGIO_PRM_DEVICE_ID	1
CORGIO_PRM_INPUT_LEVEL	CORGIO_VAL_INPUT_LEVEL_TTL (0x1) CORGIO_VAL_INPUT_LEVEL_422 (0x2) CORGIO_VAL_INPUT_LEVEL_24VOLTS (0x8) CORGIO_VAL_INPUT_LEVEL_12VOLTS (0x40)
CORGIO_PRM_CONNECTOR	CORGIO_VAL_CONNECTOR_1 (0x1)

Bidirectional General I/Os: Related Capabilities (for GIO Module #2)

These I/Os are available on connector J9

Table 18: GIO-1 Related Parameters

Capability	Values
CORGIO_CAP_IO_COUNT	8 I/Os
CORGIO_CAP_DIR_OUTPUT	0xff
CORGIO_CAP_DIR_TRISTATE	0xff
CORGIO_CAP_EVENT_TYPE	Not Available
CORGIO_CAP_READ_ONLY	0x03 (* depends on board syncs reserved for acquisition device)

Bidirectional General I/Os: Related Parameters (for GIO Module #2)

Table 19: GIO-2 Related Parameters

Parameter	Values
CORGIO_PRM_LABEL	Bidirectional General I/Os #1
CORGIO_PRM_DEVICE_ID	2
CORGIO_PRM_OUTPUT_TYPE	CORGIO_VAL_OUTPUT_TYPE_LVTTL (0x20)
CORGIO_PRM_INPUT_LEVEL	CORGIO_VAL_INPUT_LEVEL_LVTTL (0x20)
CORGIO_PRM_CONNECTOR	CORGIO_VAL_CONNECTOR_2 (0x2)

Sapera Servers and Resources

A Sapera Server is an abstract representation of a physical device like a frame-grabber or camera. When using the SapAcquisition or SapAcqDevice constructors, the location parameter specifies the server to use to create the object. Use the Sapera Configuration utility to find the names and indices of all Sapera servers in your system.

In Sapera LT all frame grabbers are configured using the SapAcquisition class. All CXP cameras are GenCP compliant and are configured in Sapera LT using the SapAcqDevice class.



Note: Currently, CXP cameras do not have their own server, therefore it is available under the Xtium_CXP server. For example, in CamExpert the Xtium server displays both the frame grabber and camera resources.

The following table describes the Xtium2-CXP PX8 board

Table 20: Xtium2-CXP PX8 - Servers and Resources

Servers	Resources			
Name	Туре	Name	Index	Description
Xtium2-CXP_PX8_1	Acquisition	CXP Mono #1	0	CXP Mono Camera
(1 Camera)	Module	CXP Color RGB #1	1	CXP RGB Camera
		CXP Bayer #1	2	CXP Bayer Camera
	Acquisition Device	<pre>< Device Name> [SN: < Serial Number>] *Name of camera</pre>	0	CXP Camera connected to respective Camera #
Xtium2-CXP_PX8_1	Acquisition	CXP Mono #1	0	CXP Mono Camera
(2 Cameras)	Module	CXP Mono #2	1	
		CXP Color RGB #1	2	CXP RGB Camera
		CXP Color RGB #2	3	
		CXP Bayer #1	4	CXP Bayer Camera
		CXP Bayer #2	5	
	Acquisition	< Device Name>	0	CXP Camera connected to
	Device	[SN: <serial number="">] *Name of camera</serial>	1	respective Camera #
Xtium2-CXP_PX8_1	Acquisition	CXP Mono #1	0	CXP Mono Camera
(3 Cameras)	Module	CXP Mono #2	1	
		CXP Mono #3	2	
		CXP Color RGB #1	3	CXP RGB Camera
		CXP Color RGB #2	4	
		CXP Color RGB #3	5	
		CXP Bayer #1	6	CXP Bayer Camera
		CXP Bayer #2	7	
		CXP Bayer #3	8	
	Acquisition	<device name=""></device>	0	CXP Camera connected to
	Device	[SN: <serial number="">]</serial>	1	respective Camera #
		*Name of camera	2	

	ı	1		1
Xtium2-CXP_PX8_1	Acquisition	CXP Mono #1	0	CXP Mono Camera
(4 Cameras)	Module	CXP Mono #2	1	
		CXP Mono #3	2	
		CXP Mono #4	3	
		CXP Color RGB #1	4	CXP RGB Camera
		CXP Color RGB #2	5	
		CXP Color RGB #3	6	
		CXP Color RGB #4	7	
		CXP Bayer #1	8	CXP Bayer Camera
		CXP Bayer #2	9	
		CXP Bayer #3	10	
		CXP Bayer #4	11	
	Acquisition	< Device Name>	0	CXP Camera connected to
	Device	[SN: < Serial Number >]	1	respective Camera #
		*Name of camera	2	
			3	
All	GIO Module	General Outputs #1	0	8 General Outputs
		General Inputs #1	1	4 General Inputs
		Bidirectional General I/Os #1	2	8 Bidirectional General I/Os

Technical Specifications

Xtium2-CXP PX8 Board Specifications

Digital Video Input & Controls

Table 21: Board Specifications

Input Type	CoaXPress Specifications Rev 2.0 and 1.x compatible
Common Pixel Formats	8, 10, 12, 14 and 16-bit mono, 8, 10 and 12-bit RGB and Bayer
Scanning	Area scan and Line scan
Resolution note: these are Xtium2- CXP PX8 maximums, not CoaXPress specifications	Horizontal Minimum: 32 pixels per lane Horizontal Maximum: 64kBs/line (Mono or Color) Vertical Minimum: 1 line Vertical Maximum: up to 65536 lines—for area scan sensors infinite line count—for linescan sensors
Bit Transfer Rate	1.250 Gbps, 2.500 Gbps, 3.125 Gbps, 5.000 Gbps, 6.250 Gbps, 10 Gbps and 12.5 Gbps
Image Buffer	Available with 2 GB
Bandwidth to Host System	Approximately 6.8 GB/s (maximum obtained is dependent on firmware loaded and PC characteristics)
Controls	Compliant with Teledyne DALSA Trigger-to-Image Reliability framework Comprehensive event notifications Timing control logic for camera triggers and strobe signals 4 opto-coupled general inputs where 2 are shared acquisition trigger inputs (RS-422/TTL/12V/24V) Trigger inputs are programmable as active high or low (edge or level trigger, at maximum input frequency of 100 KHz) External trigger latency less than 100 nsec 8 LVTTL general Outputs where 1 is shared as Strobe Output Quadrature (phase A & B) shaft encoder inputs for external web synchronization: TTL or RS-422 input (mutually exclusive) maximum frequency is 5 MHz Supports multi-camera synchronization of 2 to 4 boards I/O available on a DH60-27P connector (J7) and on 40-pin TST-120-01-G-D (J8)
Processing Dependent on user loaded firmware configuration	Output Lookup Table Flat Field/Flat Line Correction Bayer Mosaic Filter

Host System Requirements

Xtium2-CXP PX8 Dimensions

Approximately 6.5 in. (14 cm) wide by 4 in. (10 cm) high

General System Requirements for the Xtium2-CXP PX8

- PCI Express Gen3 x8 slot compatible; (will work in Gen1 or Gen2 x8 slot with reduced bandwidth to host)
- On some computers the Xtium2-CXP PX8 may function installed in a x16 slot. The computer documentation or direct testing by the user is required.
- Xtium2-CXP PX8 operates correctly when installed in a multi-processor system (including Hyper-Threading multi-core processors).

Operating System Support

Windows 7, Windows 8 and Windows 10, each in either 32-bit or 64-bit

Environment

Table 22: Environment Specifications

Ambient Temperature:	10° to 50°C (operation) -40° to 75°C (storage)	
Relative Humidity:	5% to 90% non-condensing (operating) 0% to 95% (storage)	
MTBF @40°C	62 years	



Note: Ensure adequate airflow for proper functioning of the board across the entire temperature range of 10 – 50°C. We recommend airflow measuring 80 LFM (linear feet per minute) across the surface of the board.

Power Requirements while grabbing

Table 23: Power Specifications

+3.3 Vdc	10 W
+12 Vdc	13 W

EMC Declarations of Conformity

Copies of the Declarations of Conformity documents are available on the product page on the <u>Teledyne DALSA website</u> or by request.

FCC Statement of Conformance

This equipment complies with Part 15 of the FCC rules. Operation is subject to the following conditions:

- The product may not cause harmful interference; and
- The product must accept any interference received, including interference that may cause undesired operation.

FCC Class A Product

This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at their expense.

Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

This equipment is intended to be a component of a larger industrial system.

CE Declaration of Conformity

Teledyne Dalsa declares that this product complies with applicable standards and regulations.

Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

This product is intended to be a component of a larger system and must be installed as per instructions to ensure compliance.

Connector and Switch Locations

Xtium2-CXP PX8 Board Layout Drawing




Figure 38: Board Layout

Connector / LED Description List

The following table lists components on the Xtium2-CXP PX8 board. Detailed information concerning the connectors/LEDs follows this summary table.

Table 24: Board Connector List

Location	Description	Location	Description
<u>J7</u>	External I/O Signals connector (DH60-27P)	<u>J9</u>	Multi Board Sync
<u>S1</u>	Boot-up/PCIe Status LED (refer to text)	<u>J10</u>	PC power for PoCXP usage
C1, C2, C3, C4	Camera CXP Input Connectors	P1	PCIe x8 computer bus connector (Gen3 compliant slot preferred)
L1, L2, L3, L4	Camera CXP status LEDs	P2	Reserved
<u>J8</u>	Internal I/O Signals connector (40-pin TST-120-01-G-D)		

Connector and Switch Specifications

Xtium2-CXP PX8 End Bracket Detail




Figure 39: End Bracket Details

The hardware installation process is completed with the connection of a supported camera to the Xtium2-CXP PX8 board using a HDBNC to HDBNC or DIN 1.0/2.3 CXP cable. (See the <u>CoaXPress Cables</u> section).

The Xtium2-CXP PX8 board supports up to 4 CoaXPress camera outputs.

1CH Model

- One Camera connection:
 - Connect the camera to the C1 connector.

2CH Model

- One Camera connection:
 - Connect the camera to the C1 and C2 connectors. The order that the cables are connected to the camera does not matter.
- Two Camera connection:
 - Connect Camera #1 to C1 and Camera #2 to C2.

4CH Model

- One Camera connection:
 - Connect the camera to the C1, C2, C3 and C4 connectors. The order that the cables are connected to the camera does not matter.
- Two Camera connection:
 - Connect Camera #1 to C1/C2 and Camera #2 to C3/C4. The order that the cables are connected to the camera does not matter.
- Three Camera connection:
 - Connect Camera #1 to C1, Camera #2 to C2 and Camera #3 to C3/C4. The order that the cables are connected to the camera #3 does not matter.
- Four Camera connection:
 - Connect Camera #1 to C1, Camera #2 to C2, Camera #3 to C3 and Camera #4 to C4.

Status LEDs Functional Descriptions

LED indicators mounted on the board bracket, provide information on board and connection status as per the tables below.

S: Boot-up/PCIe Status LED — Provides general board status information

L1, L2, L3, L4: CoaXPress status LED — Indicates status for C1, C2, C3 and C4 respectively.

S: Boot-up/PCIe Status LED

Table 25: S Boot-up/PCIe Status LED

Color	State	Description	
Red	Solid	FPGA firmware not loaded	
Green	Solid	Normal FPGA firmware loaded, Gen3 speed, link width x8	
Green	Flashing	Normal FPGA firmware loaded, Gen1/Gen2 speed, link width x8	
Yellow	Solid	Normal FPGA firmware loaded, Gen3 speed, link width not x8	
Yellow	Flashing Normal FPGA firmware loaded, Gen1/Gen2 speed, link width not x8		
Blue	Solid	Safe FPGA firmware loaded, Gen3 speed	
Blue	Flashing	Safe FPGA firmware loaded, Gen1/Gen2 speed	
Red	Flashing	PCIe Training Issue – Board will not be detected by computer	

L1, L2, L3, L4: CoaXPress Status LED

The Xtium2-CXP PX8 implements the mandatory LED Status indicators as defined by the CoaXPress Specification v1.1.

This LED status table reflects activity on input connectors C1, C2, C3 and C4.

Table 26: Camera CXP Status LED

LED State	Description		
Off	No power, driver not started or Backup FPGA running		
Slow Pulse Red	Driver running, but nothing connected. Only if PoCXP is disabled		
Fast Flashing Green / Orange	Connection detection in progress, PoCXP enabled.		
Fast Flashing Orange	Connection detection in progress, PoCXP disabled.		
Solid Red	PoCXP over-current		
Solid Green	Connected, but no data being transferred		
Fast Flashing Green	Connected, data being transferred		
Fast Flashing Red	System error: If PoCXP is enabled, 12V is not detected. Make sure PC power is connected to J10.		

J7: External I/O Signals Connector (Female DH60-27P)

Table 27: DH60-27P Connector Signals

Description	Pin #	Pin #	Description
Ground	1	15	External Trigger Input 3/General Input 3 (+)
RS-422 Shaft Encoder Phase A (-)	2	16	External Trigger Input 4/General Input 4 (+)
TTL/RS-422 Shaft Encoder Phase A (+) (see note 3)	3	17	External Trigger Input 4/General Input 4 (-)
Ground	4	18	External Trigger Input 3/General Input 3 (-)
RS-422 Shaft Encoder Phase B (-)	5	19	Power Output 5 Volts, 100mA max
TTL/RS-422 Shaft Encoder Phase B (+)	6	20	External Trigger Input 2/General Input 2 (-)
External Trigger Input 1/General Input 1 (-)	7	21	Strobe 3 / General Output 3
External Trigger Input 1/General Input 1 (+)	8	22	Strobe 4 / General Output 4
External Trigger Input 2/General Input 2 (+)	9	23	General Output 5
Ground	10	24	General Output 6
Strobe 1 / General Output 1 (<u>See note 2</u>)	11	25	General Output 7
Strobe 2 / General Output 2	12	26	General Output 8
Ground	13	27	NC
Power Output 12 Volts, 350mA max	14		

J8: Internal I/O Signals Connector (40-pin TST-120-01-G-D)



Warning: J7 and J8 have the same signal assignments. Signals are routed to both connectors directly from their internal circuitry. Therefore, never connect both J7 and J8 to external devices at the same time.

Table 28: 40-pin TST-120-01-G-D Connector Signals

Description	Pin #	Pin #	Description
Power Output 5 Volts, 100mA max	1	21	External Trigger Input 1/General Input 1 (+)
Power Output 12 Volts, 350mA max	2	22	External Trigger Input 1/General Input 1 (-)
Ground	3	23	External Trigger Input 2/General Input 2 (+)
Ground	4	24	External Trigger Input 2/General Input 2 (-)
TTL/RS-422 Shaft Encoder Phase A (+) (see note 3)	5	25	External Trigger Input 3/General Input 3 (+)
RS-422 Shaft Encoder Phase A (-)	6	26	External Trigger Input 3/General Input 3 (-)
TTL/RS-422 Shaft Encoder Phase B (+)	7	27	External Trigger Input 4/General Input 4 (+)
RS-422 Shaft Encoder Phase B (-)	8	28	External Trigger Input 4/General Input 4 (-)
Ground	9	29	Reserved
Ground	10	30	Reserved
Strobe 1 / General Output 1 (<u>See note 2</u>)	11	31	Reserved
Strobe 2 / General Output 2	12	32	Reserved
Strobe 3 / General Output 3	13	33	Reserved
Strobe 4 / General Output 4	14	34	Reserved
General Output 5	15	35	Reserved
General Output 6	16	36	Reserved
General Output 7	17	37	Reserved
General Output 8	18	38	Ground
Ground	19	39	Ground
Ground	20	40	Ground

Note 1: General Inputs / External Trigger Inputs Specifications

Each of the four General Inputs are opto-coupled and able to connect to differential or single ended source signals. General Inputs can also act as External Trigger Inputs. See "Board Information" user settings. The inputs generate individual interrupts, which are read by the Sapera application. The following figure is typical for each Genera Input.




Figure 40: General Inputs Electrical Diagram

Input Details:

- Maximum input voltage is 26V.
- Maximum input signal frequency is 100 KHz.
- Each input has a 649-ohm series resistor on the opto-coupler input.
- The 0.01uF capacitor provides high frequency noise filtering.
- Minimum current is dependent on input voltage applied: Ioptoin(min) = (Voptoin 0.5)/649 Ω
- The switch point is software programmable to support differential RS-422 or single ended TTL, 12V or 24V input signals.

For External Trigger usage:

- Input signal is "debounced" to ensure that no voltage glitch is detected as a valid transition. This debounce circuit time constant can be programmed from $1\mu s$ to $255\mu s$. Any pulse smaller than the programmed value is blocked and therefore not seen by the board. If no debounce value is specified (value of $0\mu s$), the minimum value of $1\mu s$ will be used.
- Refer to Sapera parameters:
 - CORACQ_PRM_EXT_TRIGGER_SOURCE
 - CORACQ_PRM_EXT_TRIGGER_ENABLE
 - CORACQ_PRM_EXT_TRIGGER_LEVEL
 - CORACQ_PRM_EXT_FRAME_TRIGGER_LEVEL
 - CORACQ_PRM_EXT_TRIGGER_DETECTION
 - CORACQ_PRM_EXT_TRIGGER_DURATION
- See also *.cvi file entries:
 - External Trigger Level, External Trigger Level, External Trigger Enable and External Trigger Detection.
- External Trigger Input 2 used for two pulse external trigger with variable frame length line scan acquisitions.

Trigger Signal Total Delay




Figure 41: External Trigger Input Validation & Delay

Table 29: External Trigger Timing Specifications

Let	t(et) = time of external trigger in μs
	t(oc) = time opto-coupler takes to change state (time varies dependent on input voltage)
t(d) = user set debounce duration from 1 to 255μs	
	t(vt) = time of validated trigger in μs



Note: Teledyne DALSA recommends using the fastest transition to minimize the time it takes for the opto-coupler to change state.

If the duration of the external trigger is > t(oc) + t(d), then a valid acquisition trigger is detected.

It is possible to emulate an external trigger using the software trigger that is generated by a function call from an application.

Table 30: Input Switching Points and Propagation Delay

Trigger Level	Switch Point	Propagation Delay t(oc) (rising edge signal↑)	Propagation Delay t(oc) (falling edge signal↓)
RS-422	1.6V	1.75 μs	5.5 μs
TTL	1.6V	1.75 μs	5.5 μs
12V	6V	2.6 μs	2.6 μs
24V	12V	1.9 μs	3.1 μs

Block Diagram: Connecting External Drivers to General Inputs

Using J7




Figure 42: External Signals to J7 Connection Diagram




Figure 43: External Signals to J8 Connection Diagram

External Driver Electrical Requirements

The Xtium2-CXP allows user selected (software programmable) input switching points to support differential (RS-422) input signals and single ended (TTL, 12V or 24V) input signals. The following table defines the external signal voltage requirements from the driver circuits connected to the Xtium external inputs.

Table 31: External Driver Electrical Requirements

Input Level	Description	MIN	MAX
RS-422	Output Voltage High (V _{OH})	2.4 V	13.0 V
K3-422	Output Voltage Low (V _{OL})	-2.4 V	-13.0 V
TTL	Output Voltage High (V _{OH})	2.4 V	5.5 V
116	Output Voltage Low (V _{OL})	0 V	0.8 V
12V	Output Voltage High (V _{OH})	9 V	13.2 V
120	Output Voltage Low (V _{OL})	0 V	3 V
24V	Output Voltage High (V _{OH})	18 V	26.4 V
	Output Voltage Low (V _{OL})	0 V	6 V

Note 2: General Outputs /Strobe Output Specifications

Each of the eight General Outputs is TTL (3.3V) compatible. General Outputs 1, 2, 3 and 4 can also function as the Strobe Output controlled by Sapera strobe control functions. See "Board Information" user settings. The following figure is typical for each General Output.




Figure 44: General Outputs Electrical Diagram

Output Details:

- · Each output has a 75-ohm series resistor
- The 2 diodes protect the LVTTL buffer against overvoltage
- Each output is a tristate driver, enabled by software
- Minimum guaranteed output current is +/- 24mA @ 3.3V
- Maximum output current is 50mA
- Maximum short circuit output current is 44mA
- Minimum voltage for output level high is 2.4V, while maximum voltage for output low is 0.55V
- Maximum output switching frequency is limited by driver and register access on the PCIe bus.

For Strobe Usage:

• Refer to Sapera Strobe Methods parameters:

CORACQ_PRM_STROBE_ENABLE

CORACQ_PRM_STROBE_POLARITY

CORACQ_PRM_STROBE_LEVEL

CORACQ_PRM_STROBE_METHOD

CORACQ_PRM_STROBE_DELAY

CORACQ PRM STROBE DURATION

CORACQ_PRM_STROBE_DESTINATION

See also *.cvi file entries:

Strobe Enable, Strobe Polarity, Strobe Level, Strobe Method, Strobe Delay, Strobe Duration.

Block Diagram: Connecting External Receivers to the General Outputs

Using J7




Figure 45: Output Signals to J7 Connection Diagram




Figure 46: Output Signals to J8 Connection Diagram

External Receiver Electrical Requirements

- Xtium General Outputs are standard TTL logic levels.
- External receiver circuits must be compatible to TTL signals.

Table 32: External Receiver Electrical Requirements

Xtium2 PX8 Output Level	Description	MIN	MAX
TTI	Output Voltage High (V_H)	2.0 V	-
112	Output Voltage Low (V_L)	_	0.8 V

Note 3: RS-422/TTL Shaft Encoder Input Specifications

Dual Quadrature Shaft Encoder Inputs (phase A and phase B) connect to differential signals (RS-422), single ended signals or TTL signals. The figure below shows the simplified representation of these inputs.

WARNING: When using shaft encoders, make sure to connect a common ground between the shaft encoder and frame grabber.



See RED boxed connections in the diagram below.

Failure to follow the described instructions could damage the board resulting in the shaft encoder not working properly.

Ensure that these grounding measures are followed when migrating from boards with opto-coupled shaft encoders (such as the Xcelera).




Figure 47: RS-422 Shaft Encoder Input Electrical Diagram

• The shaft encoder ground and the Xtium2-CXP PX8 computer system ground must be connected together.

- RS-422 Input Specifications:
 - · Input signals must meet the following
 - Maximum differential input voltage is +/- 7V.
 - Minimum differential voltage level is +/- 200mV.
 - Both inputs have a 100-ohm differential resistor.
- TTL Input Specifications:
 - RS-422 differential line receiver used is am26lv32
 - Input signals must meet the following
 - Input voltage high minimum = 2V
 - Input voltage low maximum = 0.8V
 - Input Current Max = 5mA
- RS-422/TTL differential line receiver used is am26lv32.
- Maximum input signal frequency is 5 MHz.
- The Xtium2-CXP PX8 provides ESD filtering on-board.
- See the <u>Line Trigger Source Selection for Line scan Applications</u> section for more information.
- Refer to Sapera parameters:
 - CORACQ_PRM_SHAFT_ENCODER_ENABLE
 - CORACQ_PRM_SHAFT_ENCODER_LEVEL
 - CORACO_PRM_SHAFT_ENCODER_DROP

or refer to

- CORACQ_PRM_EXT_LINE_TRIGGER_ENABLE
- CORACO PRM EXT LINE TRIGGER DETECTION
- CORACO_PRM_EXT_LINE_TRIGGER_LEVEL (RS-422 or TTL)
- CORACQ_PRM_EXT_LINE_TRIGGER_SOURCE
- See also *.cvi file entries:
 - Shaft Encoder Enable, Shaft Encoder Pulse Drop, or see External Line Trigger Enable, External Line Trigger Detection, External Line Trigger Level, External Line Trigger Source.
- For TTL signals, connect directly to RS-422/TTL (+) input.
- For single ended signals, connect a bias voltage to the RS-422 (-) input to ensure correct detection of the logic state of the signal connected to the RS-422/TTL (+) input.
- See the following sections for connection methods.

Note 3.1: Interfacing to an RS-422 Driver Output

Using J7




Figure 48: External RS-422 Signals to J7 Connection Diagram




Figure 49: External RS-422 Signals to J8 Connection Diagram

Note 3.2: Interfacing to a Line Driver (also called Open Emitter) Output




Figure 50: Interfacing to a Line Driver Output

 NOTE: User must select the Shaft Encoder RS-422 level when using this mode (<u>CORACQ_PRM_SHAFT_ENCODER_LEVEL</u> = CORACQ_VAL_LEVEL_422 (0x2)).

Note 3.3: Interfacing to an Open Collector Output




Figure 51: Interfacing to an Open Collector Output

 NOTE: User must select the Shaft Encoder RS-422 level when using this mode (<u>CORACQ PRM_SHAFT_ENCODER_LEVEL</u> = CORACQ_VAL_LEVEL_422 (0x2)).

Note 3.4: Interfacing directly to a TTL (also called Push-Pull) Output




Figure 52: Interfacing TTL to TTL Shaft Encoder Inputs

 NOTE: User must select the Shaft Encoder TTL level when using this mode (<u>CORACQ_PRM_SHAFT_ENCODER_LEVEL</u> = CORACQ_VAL_LEVEL_TTL (0x1)).

Note 3.5: Interfacing to a TTL using a Bias Voltage




Figure 53: Interfacing TTL to RS-422 Shaft Encoder Inputs using a Bias Voltage

- If necessary, a TTL input can be connected to the RS-422 / TTL input using a bias voltage (however it is recommended to use the Shaft Encoder TTL mode described in Note 3.4. The graphic shows a single-ended driver signal interfaced to the RS-422 input.
- RS-422 (-) input is biased to a DC voltage of +2 volts. This guarantees that the TTL signal connected to the RS-422 / TTL (+) input will be detected as a logic high or low relative to the (-) input.
- The TTL shaft encoder ground, the bias voltage ground, and the Xtium2-CXP PX8 computer system ground must be connected together.
- DC voltage for the RS-422 (-) input can be generated by a resister voltage divider.
- Use a single battery cell if this is more suitable to your system.
- NOTE: User must select the Shaft Encoder RS-422 level when using this mode (<u>CORACQ_PRM_SHAFT_ENCODER_LEVEL</u> = CORACQ_VAL_LEVEL_422 (0x2)).

C1, C2, C3, C4: CoaXPress Connector



Note: The CoaXPress camera connector is defined in the JIIA document "CoaXPress Standard" version 2.0, ©2019 JIIA. Typically, there is no need to be concerned with the physical pinout of the connector or cables that meet the standard.

J9: Multi-Board Sync / Bi-directional General I/Os

There are 8 bi-directional General I/Os that can be interconnected between multiple boards. These bi-directional I/Os can be read or written by Sapera applications. Bi-directional General I/O no.1 and no.2 also can also act as the multi-board sync I/O.

The multi-board synchronization feature permits interconnecting multiple Xtium boards to synchronize acquisitions to one or two triggers or events. The trigger source origin can be either an external signal or a software control signal. The board sending the trigger(s) is the "Sync Master" board, while the one or more boards receiving the control signal(s) are "Sync Slaves".

Setup of the boards is done either by setting parameters via a Sapera application or by using CamExpert to configure two camera files (.ccf). For testing purposes, two instances of CamExpert (one for each board) can be run on the system where the frame grabbers are installed.

Hardware Preparation

Interconnect two, three, or four Xtium boards via their J9 connector using the OR-YXCC-BSYNC20 cable (for 2 boards) or the OR-YXCC-BSYNC40 cable (see <u>Board Sync Cable Assembly OR-YXCC-BSYNC40</u> for 3 or 4 boards).




Warning: Multi-Board Sync / Bi-directional General I/Os are only for use with Teledyne DALSA frame grabbers within the same PC, otherwise electrical damage to boards can occur.

Configuration via Sapera Application Programming


- Sync Master Board Software Setup: Choose one Xtium as "Sync Master". The Sapera parameter CORACQ_PRM_BOARD_SYNC_OUTPUT1_SOURCE and/or CORACQ_PRM_BOARD_SYNC_OUTPUT2_SOURCE select the signal(s) to send to the "Sync Slave" boards.
- Other sync master parameters are set as for any external trigger application, such as External Trigger enable, detection, and level. See Sapera documentation for more details.
- Sync Slave Board Software Setup: The Sapera parameter CORACQ_PRM_EXT_TRIGGER_SOURCE and/or CORACQ_PRM_EXT_LINE_TRIGGER_SOURCE are set to Board Sync #1 or #2.

Configuration via Sapera CamExpert


 Start the first instance of CamExpert and select one installed Xtium2 board to be the sync master. As shown in the following image, this board is configured to use an external trigger on input #1.



• The **Sync Master Xtium2 board** is also configured to output the external trigger on board sync #1, as shown in the following image.



The Sync Slave Xtium2 board is configured to receive its trigger on the board sync signal. As
an example, the following image shows the Xtium2 board configured for an external sync on
board sync #2.



• **Test Setup:** Start the acquisition on all slave boards. The acquisition process is now waiting for the control signal from the master board. Trigger master board acquisition and the acquisition start signal is sent to each slave board.

J10: Power Connector

DC Power Details



Warning: Never remove or install any hardware component with the computer power on. Never connect a power cable to J10 when the computer is powered on.

- Connect a computer 6-pin PCI Express power connector to J10 to supply DC power to the CoaXPress connectors for PoCXP operation. Older computers may need a power cable adapter (see <u>Power Cable Assembly OR-YXCC-PWRY00</u>).
- The 12 Volt source supplies the 24V (through voltage step-up circuitry) with up to 13W of power for each CXP input as per CoaXPress specifications.

Cables & Accessories

The following cables and accessories are available for purchase via third party vendors or Teledyne DALSA. Contact sales for information.

CoaXPress Cables

The Xtium2 CXP frame grabber uses HD-BNC coaxial connectors (camera connectors may vary depending on the camera model). For additional information on cables and their specifications, visit the following web sites:

Table 33: CoaXPress Cable Suppliers

Components Express	http://www.componentsexpress.com/
Samtec	https://www.samtec.com/

DH40-27S Cable to Blunt End (OR-YXCC-27BE2M1, Rev B1)

Cable assembly consists of a 2000 mm (~6 ft.) blunt end cable to mate to Xtium external connector **J7**. Note: The applicable wiring color-code table is included with the printed Product Notice shipped with the cable package — no other wiring table should be used.

Important: The older cable part number OR-YXCC-27BE2M0 (rev.3) is obsolete. Do not use with any Xtium series boards.




Figure 54: DH60-27P Cable No. OR-YXCC-27BE2M1 Detail



Figure 55: Photo of cable OR-YXCC-27BE2M1

DH40-27S Connector Kit for Custom Wiring

Teledyne DALSA makes available a kit comprised of the DH40-27S connector plus a screw lock housing package, for clients interested in assembling their own custom I/O cable.

Order part number "OR-YXCC-H270000", (package as shown below).




Figure 56: OR-YXCC-H270000 Custom Wiring Kit

Cable assemblies for I/O connector J8

Flat ribbon cables for connecting J8 to a DB37 bracket can be purchased from Teledyne DALSA or from third party suppliers.

External Signals Connector Bracket Assembly

The External Signals bracket (OC-X4CC-IOCAB) provides a simple way to bring out the signals from the External Signals Connector **J8 to a bracket mounted DB37**. Install the bracket assembly into an adjacent PC expansion slot and connect the free cable end to the board's J8 header. When connecting the cable make sure that the cable pin 1 goes to J8 pin 1.

External Signals Connector Bracket Drawing




Figure 57: DB37 Output Cable

External Signals Connector Bracket Pinout

The following table defines the signal pinout on the DB37 connector when connected to J8 of the Xtium2-CXP PX8 board.

Table 34: DB37 Cable Connector Details

DB37 Pin Number	Signal	J8 Connector Pin Number
1	Power Output 5 Volts, 100mA max	1
20	Power Output 12 Volts, 350mA max	2
2	Ground	3
21	Ground	4
3	TTL/RS-422 Shaft Encoder Phase A (+)	5
22	RS-422 Shaft Encoder Phase A (-)	6
4	TTL/RS-422 Shaft Encoder Phase B (+)	7
23	TTL/RS-422 Shaft Encoder Phase B (-)	8
5	Ground	9
24	Ground	10
6	Strobe 1 / General Output 1	11
25	Strobe 2 / General Output 2	12

7	Strobe 3 / General Output 3	13
26	Strobe 4 / General Output 4	14
8	General Output 5	15
27	General Output 6	16
9	General Output 7	17
28	General Output 8	18
10	Ground	19
29	Ground	20
11	External Trigger Input 1/General Input 1 (+)	21
30	External Trigger Input 1/General Input 1 (-)	22
12	External Trigger Input 2/General Input 2 (+)	23
31	External Trigger Input 2/General Input 2 (-)	24
13	External Trigger Input 3/General Input 3 (+)	25
32	External Trigger Input 3/General Input 3 (-)	26
14	External Trigger Input 4/General Input 4 (+)	27
33	External Trigger Input 4/General Input 4 (-)	28
15	Reserved	29
34	Reserved	30
16	Reserved	31
35	Reserved	32
17	Reserved	33
36	Reserved	34
18	Reserved	35
37	Reserved	36
19	Reserved	37
_	Ground	38
_	Ground	39
	Ground	40

Board Sync Cable Assembly OR-YXCC-BSYNC40

This cable connects 3 to 4 Xtium2 boards for the board sync function as described in section <u>J9:</u> <u>Multi-Board Sync / Bi-directional General I/Os.</u>

For a shorter 2-board cable, order cable assembly OR-YXCC-BSYNC20.

For a third part source of cables contact https://www.samtec.com/ for information.




Figure 58: Photo of cable OR-YXCC-BSYNC40

Power Cable Assembly OR-YXCC-PWRY00

When the Xtium2-CXP PX8 supplies power to cameras via PoCXP, the PC power must be connected to the Xtium2 external power source connector (J10).

Recent computer power supplies provide multiple 6-pin power source connectors for PCI Express video cards, where one is connected to J10 on the Xtium2-CXP. However, if the computer is an older model, this power supply adapter converts two standard 4-pin large power connectors to a 6-pin power connector.




Figure 59: Photo of cable assembly OR-YXCC-PWRY00

This is an industry standard adapter cable, which can be purchased from Teledyne DALSA.

CoaXPress Interface

CoaXPress Overview



Note: The following text is extracted from the CoaXPress website; refer to their site www.coaxpress.com for additional information.

CoaXPress (CXP) is an asymmetric high-speed point-to-point-serial communication standard for the transmission of video and still images, scalable over single or multiple coaxial cables.

It has a high-speed downlink of up to 12.5Gbps per cable for video, images and data, plus a lower speed, 40Mbps uplink for communications and control.

Power is also available over the cable ("Power-over-Coax") and cable lengths of greater than 100m may be achieved.

- High-speed data rates: up to 12.5 Gbps over a single coax cable and scalable for multiple cables (for example, 4 cables give 50 Gbps, 8 cables give 100 Gbps, and so forth)
- Long Cable Lengths: In excess of 100m at 3.125 Gbps, 40m at 6.25 Gbps and 30m at 12.5 Gpbs
- · Real time behavior with fixed, low latency transmission
- · Precise triggering capability
- Flexible and reliable through use of standard coax for example, RG59 and RG6
- Ease of integration: image data, communication, control and power over a single coax cable
- · Cost-effective cabling solutions
- Hot pluggable
- Royalty-free solution



Contact Information

Sales Information

Visit our web site:	http://www.teledynedalsa.com/en/products/imaging/
Email:	mailto:info@teledynedalsa.com

Canadian Sales	
Teledyne DALSA — Head office 605 McMurray Road Waterloo, Ontario, Canada, N2V 2E9 Tel: 519 886 6000 Fax: 519 886 8023	Teledyne DALSA — Montreal office 880 Rue McCaffrey St. Laurent, Quebec, Canada, H4T 2C7 Tel: (514) 333-1301 Fax: (514) 333-1388
USA Sales	European Sales
Teledyne DALSA — Billerica office 700 Technology Park Drive Billerica, Ma. 01821 Tel: (978) 670-2000 Fax: (978) 670-2010	Teledyne DALSA GMBH Lise-Meitner-Str. 7 82152 Krailling (Munich), Germany Tel: +49 – 89 89545730
Asian Sales	
Teledyne DALSA Asia Pacific Ikebukuro East 13F 3-4-3 Higashi Ikebukuro, Toshima-ku, Tokyo, Japan Tel: +81 3 5960 6353 Fax: +81 3 5960 6354	Shanghai Industrial Investment Building Room G, 20F, 18 North Cao Xi Road, Shanghai, China 200030 Tel: +86-21-64279081 Fax: +86-21-64699430

Technical Support

Submit any support question or request via our web site:

Technical support form via our web page:	
Support requests for imaging product installations,	
Support requests for imaging applications	
	http://www.teledynedalsa.com/mv/support
Camera support information	<u></u>
5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
Product literature and driver updates	